An FPGA-based irrational decimator for digital receivers | IEEE Conference Publication | IEEE Xplore