An FPGA based accelerator for SAT based combinational equivalence checking | IEEE Conference Publication | IEEE Xplore