A 1.8 pJ/bit - Source-Synchronous Parallel Interface in 32 nm SOI CMOS with Receiver Redundancy for Link Recalibration | IEEE Journals & Magazine | IEEE Xplore