Test consideration for nanometer scale CMOS circuits | IEEE Conference Publication | IEEE Xplore