

A Verified Information-Flow Architecture

Arthur Azevedo de Amorim
University of Pennsylvania, Philadelphia, PA, USA

Nathan Collins
Galois Inc, Portland, OR, USA

André DeHon
University of Pennsylvania, Philadelphia, PA, USA

Delphine Demange
Université Rennes 1 / IRISA, Rennes, France

Cătălin Hrițcu
INRIA, Paris, France

David Pichardie
ENS Rennes / IRISA, Rennes, France

Benjamin C. Pierce
University of Pennsylvania, Philadelphia, PA, USA

Randy Pollack
Harvard University, Boston, MA, USA

Andrew Tolmach
Portland State University, Portland, OR, USA

March 8, 2016

Abstract

SAFE is a clean-slate design for a highly secure computer system, with pervasive mechanisms for tracking and limiting information flows. At the lowest level, the SAFE hardware supports fine-grained programmable tags, with efficient and flexible propagation and combination of tags as instructions are executed. The operating system virtualizes these generic facilities to present an information-flow abstract machine that allows user programs to label sensitive data with rich confidentiality policies. We present a formal, machine-checked model of the key hardware and software mechanisms used to dynamically control information flow in SAFE and an end-to-end proof of noninterference for this model.

We use a refinement proof methodology to propagate the noninterference property of the abstract machine down to the concrete machine level. We use an intermediate layer in the refinement chain that factors out the details of the information-flow control policy and devise a code generator for compiling such information-flow policies into low-level monitor code. Finally, we verify the correctness of this generator using a dedicated Hoare logic that abstracts from low-level machine instructions into a reusable set of verified structured code generators.

Table of Contents

1	Introduction	4
2	Overview of SAFE	6
3	Abstract IFC Machine	7
4	Symbolic IFC Rule Machine	9
5	Concrete Machine	11
6	Fault Handler for IFC	15
7	Correctness of the Fault Handler Generator	16
8	Refinement	20
9	Refinements Between Concrete and Abstract	22
	9.1 Abstract and symbolic rule machines	22
	9.2 Concrete machine refines symbolic rule machine	22
	9.3 Concrete machine refines abstract machine	24
	9.4 Abstract machine refines concrete machine	24
	9.5 Discussion	24
10	Noninterference	25
11	An Extended System	30
	11.1 Dynamic memory allocation	30
	11.2 System calls	32
	11.3 Labeling with sets of principals	32
12	Related Work	34
13	Conclusions and Future Work	36

1 Introduction

The SAFE design is motivated by the conviction that the insecurity of present-day computer systems is due in large part to legacy design decisions left over from an era of scarce hardware resources. The time is ripe for a complete rethink of the entire system stack with security as the central focus. In particular, designers should be willing to spend more of the abundant processing power available on today’s chips to improve security.

A key feature of SAFE is that every piece of data, down to the word level, is annotated with a *tag* representing policies that govern its use. While the tagging mechanism is very general [9, 35], one particularly interesting use of tags is for representing *information-flow control (IFC)* policies. For example, an individual record might be tagged “This information should only be seen by principals `Alice` or `Bob`,” a function pointer might be tagged “This code is trusted to work with `Carol`’s secrets,” or a string might be tagged “This came from the network and has not been sanitized yet.” Such tags representing IFC policies can involve arbitrary sets of principals, and principals themselves can be dynamically allocated to represent an unbounded number of entities within and outside the system.

At the programming-language level, rich IFC policies have been extensively explored, with many proposed designs for static [43, 67, 68, 73, 77, 96] and dynamic [4, 5, 6, 7, 40, 44, 72, 75, 78, 86] enforcement mechanisms and a huge literature on their formal properties [43, 77, etc.]. Similarly, operating systems with information-flow tracking have been a staple of the OS literature for over a decade [36, 54, 55, 66, 97, 97]. But progress at the hardware level has been more limited, with most proposals concentrating on hardware acceleration for taint-tracking schemes [18, 25, 26, 31, 32, 89, 92]. SAFE extends the state of the art in two significant ways. First, the SAFE machine offers hardware support for sound and efficient purely-dynamic tracking of both explicit and implicit flows (i.e., information leaks through both data and control flow) for *arbitrary* machine code programs—not just programs accepted by static analysis, or produced by translation or transformation. Moreover, rather than using just a few “taint bits,” SAFE associates a word-sized tag to every word of data in the machine—both memory and registers. In particular, SAFE tags can be pointers to arbitrary data structures in memory. The interpretation of these tags is left entirely to software: the hardware just propagates tags from operands to results as each instruction is executed, following software-defined rules. Second, the SAFE design has been informed from the start by an intensive effort to formalize critical properties of its key mechanisms and produce machine-checked proofs, in parallel with the design and implementation of its hardware and system software. Though some prior work (surveyed in Section 12) shares some of these aims, to the best of our knowledge no project has attempted this combination of innovations.

Abstractly, the tag propagation rules in SAFE can be viewed as a partial function from argument tuples of the form (*opcode*, *pc tag*, *argument₁ tag*, *argument₂ tag*, ...) to result tuples of the form (*new pc tag*, *result tag*), meaning “if the next instruction to be executed is *opcode*, the current tag of the program counter (PC) is *pc tag*, and the arguments expected by this opcode are tagged *argument₁ tag*, etc., then executing the instruction is allowed and, in the new state of the machine, the PC should be tagged *new pc tag* and any new data created by the instruction should be tagged *result tag*.” (The individual argument-result pairs in this function’s graph are called *rule instances*, to distinguish them from the symbolic *rules* used at the software level.) In general, the graph of this function *in extenso* will be huge; so, concretely, the hardware maintains a *cache* of recently-used rule instances. On each instruction dispatch (in parallel with the logic implementing the usual behavior of the instruction—e.g., addition), the hardware forms an argument tuple as described above and looks it up in the rule cache. If the lookup is successful, the result tuple includes a new tag for the PC and a tag for the result of the instruction (if any); these are combined with the ordinary results of instruction execution to yield the next machine state. Otherwise, if the lookup is unsuccessful, the hardware invokes a *cache fault handler*—a trusted piece of system software with the job of checking whether the faulting combination of tags corresponds to a policy violation or whether it should be allowed. In the latter case, an appropriate rule instance specifying tags for the instruction’s results is added to the cache, and the faulting instruction is restarted. Thus, the hardware is generic and the interpretation of policies (e.g., IFC, memory safety or control flow integrity [9, 35]) is programmed in software, with the results cached in hardware for common-case efficiency.

The first contribution of this paper is to explain and formalize, in the Coq proof assistant [90], the key

ideas in this design via a simplified model of the SAFE machine, embodying its tagging mechanisms in a distilled form and focusing on enforcing IFC using these general mechanisms. In Section 2, we outline the features of the full SAFE system and enumerate the most significant simplifications in our model. In Section 3, we present the high-level programming interface of our model, embodied by an *abstract IFC machine* with a built-in, purely dynamic IFC enforcement mechanism and an abstract lattice of IFC labels. We then show, in three steps, how this abstract machine can be implemented using the low-level mechanisms we propose. The first step introduces a *symbolic IFC rule machine* that reorganizes the semantics of the abstract machine, splitting out the IFC enforcement mechanism into a separate judgment parameterized by a *symbolic IFC rule table* (Section 4). The second step defines a generic *concrete machine* (Section 5) that provides low-level support for efficiently implementing many different high-level policies (IFC and others) with a combination of a hardware *rule cache* and a software *fault handler*. The final step instantiates the concrete machine with a concrete fault handler enforcing IFC. We do this using an *IFC fault handler generator* (Section 6), which compiles the symbolic IFC rule table into a sequence of machine instructions implementing the IFC enforcement judgment.

Our second contribution is a machine-checked proof that this simplified SAFE system is *correct* and *secure*, in the sense that user code running on the concrete machine equipped with the IFC fault handler behaves the same way as on the abstract machine and enjoys the standard *noninterference* property that “high inputs do not influence low outputs.” The interplay of the concrete machine and fault handler is complex, so some proof abstraction is essential. (Previous projects such as the CompCert compiler [57], the seL4 [53, 66] and CertiKOS [39, 82] microkernels, and the RockSalt SFI checker [64] have demonstrated the need for significant attention to organization in similar proofs.) In our proof architecture, a first abstraction layer is based on *refinement*. This allows us to reason in terms of a high-level view of memory, ignoring the concrete implementation of IFC labels, while setting up the intricate indistinguishability relation used in the noninterference proof. A second layer of abstraction is required for reasoning about the correctness of the fault handler. Here, we rely on a verified custom Hoare logic that abstracts from low-level machine instructions into a reusable set of verified structured code generators.

In Section 7 we prove that the IFC fault handler generator correctly compiles a symbolic IFC rule table and a concrete representation of an abstract label lattice into an appropriate sequence of machine instructions. We then introduce a standard notion of refinement (Section 8) and show that the concrete machine running the generated IFC fault handler refines the abstract IFC machine and vice-versa, using the symbolic IFC rule machine as an intermediate refinement point in each direction of the proof (Section 9). In our deterministic setting, showing refinement in both directions guarantees that the concrete machine does not diverge or get stuck when handling a fault. We next introduce a standard *termination-insensitive noninterference (TINI)* property (Section 10) and show that it holds for the abstract machine. Since deterministic TINI is preserved by refinement, we conclude that the concrete machine running the generated IFC fault handler also satisfies TINI. In Section 11, we explain how the programming model and formal development of the first sections can be extended to accommodate two important features: dynamic memory allocation and tags representing sets of principals. This extension, carried out after the development of the basic model, gives us confidence in the robustness of our methodology. We close with a survey of related work (Section 12) and a discussion of future directions (Section 13). Our Coq formalization is available at <https://github.com/micro-policies/verified-ifc>.

A preliminary abridged version of this work appeared in the proceedings of the POPL 2014 conference [8]. This extended and improved version includes:

- more examples and clarifying explanations in the formal sections;
- a more detailed technical description of the formalization: the semantics of the abstract, symbolic and concrete machines, the language for expressing symbolic IFC rules, our verified structured code generators, and TINI-preserving refinements;
- more details of the proofs;
- a more extensive discussion of related work, including more recent work on transplanting the tagging mechanism of SAFE onto a mainstream RISC processor [30] and using it to enforce properties beyond IFC [9, 35].

2 Overview of SAFE

To establish context, we begin with a brief overview of the full SAFE system, concentrating on its OS- and hardware-level features. More detailed descriptions can be found elsewhere [29, 33, 34, 35, 45, 46, 56, 62]. SAFE’s system software performs process scheduling, stream-based interprocess communication, storage allocation and garbage collection, and management of the low-level tagging hardware (the focus of this paper). The goal is to organize these services as a collection of mutually suspicious compartments following the principle of least privilege (a *zero-kernel OS* [84]), so that an attacker would need to compromise multiple compartments to gain complete control of the machine. It is programmed in a combination of assembly and *Tempest*, a new low-level systems programming language.

The SAFE hardware integrates a number of mechanisms for eliminating common vulnerabilities and supporting higher-level security primitives. To begin with, SAFE is (dynamically) typed at the hardware level: each data word is indelibly marked as a number, an instruction, a pointer, etc. Next, the hardware is memory safe: every pointer consists of a triple of base, bounds, and offset (compactly encoded into 64 bits [34, 56]), and every pointer operation includes a hardware bounds check [56]. Finally, the hardware associates each word in the registers and memory, as well as the PC, with a large (59-bit) tag. The hardware rule cache, enabling software-specified propagation of tags from operands to result on each machine step, is implemented using a combination of multiple hash functions to approximate a fully-associative cache [33].

An unusual feature of the SAFE design is that formal modeling and verification of its core mechanisms have played a central role in the design process since the beginning. The original goal—formally specifying and verifying the entire set of critical runtime services—proved to be too ambitious, but key security properties of simplified models have been verified both at the level of *Breeze* [45] (a mostly functional, security-oriented, dynamic language used for user-level programming on SAFE) and, in the present work, at the hardware and abstract machine level. We also used random testing of properties like noninterference as a means to speed the design process [46].

Our goal in this paper is to develop a clear, precise, and mathematically tractable model of one of the main innovations in the SAFE design: its scheme for efficiently supporting high-level data use policies using a combination of hardware and low-level system software. To make the model easy to work with, we simplify away many important facets of the real SAFE system. In particular, (i) we focus only on IFC and noninterference, although the tagging facilities of the SAFE machine are generic and can be applied to other policies (more recent work illustrates this point [8, 35]; we return to it at the end of Section 12); (ii) we ignore the *Breeze* and *Tempest* programming languages and concentrate on the hardware and runtime services; (iii) we use a stack instead of registers, and we distill the instruction set to just a handful of opcodes; (iv) we drop SAFE’s fine-grained privilege separation in favor of a more conventional user-mode / kernel-mode dichotomy; (v) we shrink the rule cache to a single entry (avoiding issues of replacement and eviction) and maintain it in kernel memory, accessed by ordinary loads and stores, rather than in specialized cache hardware; (vi) we focus on termination-insensitive noninterference and omit a large number of more advanced IFC-related concepts that are supported by the real SAFE system (dynamic principals, downgrading, public labels, integrity, clearance, etc.); (vii) we handle exceptional conditions, including potential security violations, by simply halting the whole machine; and (viii) most importantly, we ignore concurrency, process scheduling, and interprocess communication, assuming instead that the whole machine has a single, deterministic thread of control. We believe that most of these restrictions can be lifted without fundamentally changing the structure of the model or of the proofs. For instance, recent follow-on work by some of the authors [47] discusses a mechanized proof of noninterference for a similar abstract machine featuring registers and a richer IFC policy. The absence of concurrency is a particularly significant simplification, given that we are talking about an operating system that offers IFC as a service. However, we conjecture that it may be possible to add concurrency to our formalization, while maintaining a high degree of determinism, by adapting the approach used in the proof of noninterference for the seL4 microkernel [65, 66]. We return to this point in Section 13.

$instr$	$::=$	Basic instruction set
		Add addition
		Output output top of stack
		Push n push integer constant
		Load indirect load from data memory
		Store indirect store to data memory
		Jump unconditional indirect jump
		Bnz n conditional relative jump
		Call indirect call
		Ret return

Figure 1: Instruction set

3 Abstract IFC Machine

We begin the technical development by defining a very simple stack-and-pointer machine with “hard-wired” dynamic IFC. This machine concisely embodies the IFC mechanism we want to provide to higher-level software and serves as a specification for the symbolic IFC rule machine (Section 4) and for the concrete machine (Section 5) running our IFC fault handler (Section 6). The three machines share a tiny instruction set (Figure 1) designed to be a convenient target for compiling the symbolic IFC rule table into machine instructions (the Coq development formalizes several other instructions, including **Sub**, **Pop**, a variant of **Call** that takes a variable number of arguments and a variant of **Ret** that allows returning a result on the stack). All three machines use a fixed *instruction memory* ι , a partial function from (non-negative) integer addresses to instructions.

The machine manipulates integers (ranged over by n , m , and p); unlike the real SAFE machine, we make no distinction between raw integers and pointers (we re-introduce this distinction in Section 11). Each integer is marked with an individual IFC *label* (ranged over by L) that denotes its security level. We call a pair of an integer n and its corresponding label L an *atom*, written $n@L$ and ranged over by a . We assume that IFC labels L form a set \mathcal{L} equipped with a partial order (\leq), a least upper bound operation (\vee), and a bottom element (\perp), but do not place further requirements on them. This generality allows us to model many different kinds of labels present in existing IFC systems [62]. For instance we might take \mathcal{L} to be the set of levels $\{\perp, \top\}$ with $\perp \leq \top$ and $\perp \vee \top = \top$. Alternatively, we could consider a richer set of labels, such as finite sets of principals ordered by set inclusion, as discussed in Section 11.

An *abstract machine state* $\langle \mu [\sigma] pc \rangle$ consists of a data memory μ , a stack σ , and a program counter pc . (We sometimes drop the outer brackets.) The *data memory* μ is a partial function from integer addresses to atoms. We write $\mu(p) \leftarrow a$ for the memory that coincides with μ everywhere except at p , where its value is a . The *stack* σ is essentially a list of atoms, but we distinguish stacks beginning with return addresses (written $pc; \sigma$) from ones beginning with regular atoms (written a, σ). Formally, stacks are lists with two “cons” constructors, written “;” and “;’”. This distinction is needed so that stack-manipulating instructions treat frame markers specially; for example, a program that **Pushes** an integer and then attempts to return to it is treated as erroneous by the operational semantics. The *program counter* (PC) pc is an atom whose label is used to track implicit flows, as explained below.

The step relation of the abstract machine, written $\iota \vdash \mu_1 [\sigma_1] pc_1 \xrightarrow{\alpha} \mu_2 [\sigma_2] pc_2$, is a partial function taking a machine state to a machine state plus an output action α , which can be either an atom or the silent action τ . We generally omit the instruction memory ι from transitions because it is fixed. Throughout the paper we consistently refer to non-silent actions as *events* (ranged over by e).

The stepping rules in Figure 2 adapt a standard purely dynamic IFC enforcement mechanism [4, 75] to a low-level machine, following recent work by Hrițcu et al. [46]. (Readers less familiar with the intricacies of dynamic IFC may find some of these side conditions a bit mysterious. A longer explanation can be found in [46], but the details are not critical for present purposes.) The rule for **Add** joins (\vee) the labels of the two operands to produce the label of the result, which ensures that the result is at least as classified as each of the operands. For example, suppose $\iota = [\dots, \text{Add}, \dots]$ and n is the index of this **Add** instruction. Then $\mu [7@\perp, 5@\top] n@\perp \xrightarrow{\tau} \mu [12@\top] (n+1)@\perp$. The rule for **Push** labels the integer constant added to the

$$\begin{array}{c}
\frac{}{\iota(n) = \text{Add}} \\
\frac{\mu \quad [n_1 @ L_1, n_2 @ L_2, \sigma] \quad n @ L_{pc} \quad \tau \rightarrow}{\mu \quad [(n_1 + n_2) @ (L_1 \vee L_2), \sigma] \quad (n+1) @ L_{pc}}
\end{array}
\qquad
\frac{}{\iota(n) = \text{Push } m} \\
\frac{}{\mu \quad [\sigma] \quad n @ L_{pc} \quad \tau \rightarrow \quad \mu \quad [m @ \perp, \sigma] \quad (n+1) @ L_{pc}}$$

$$\frac{}{\iota(n) = \text{Load}} \quad \frac{\mu(p) = m @ L_2}{L_1 \vee L_{pc} \leq L_3} \\
\frac{\mu \quad [p @ L_1, \sigma] \quad n @ L_{pc} \quad \tau \rightarrow}{\mu \quad [m @ (L_1 \vee L_2), \sigma] \quad (n+1) @ L_{pc}}
\qquad
\frac{\mu(p) = k @ L_3 \quad \mu(p) \leftarrow (m @ L_1 \vee L_2 \vee L_{pc}) = \mu'}{L_1 \vee L_{pc} \leq L_3} \\
\frac{\mu \quad [p @ L_1, m @ L_2, \sigma] \quad n @ L_{pc} \quad \tau \rightarrow}{\mu' \quad [\sigma] \quad (n+1) @ L_{pc}}$$

$$\frac{}{\iota(n) = \text{Jump}} \\
\frac{}{\mu \quad [n' @ L_1, \sigma] \quad n @ L_{pc} \quad \tau \rightarrow \quad \mu \quad [\sigma] \quad n' @ (L_1 \vee L_{pc})}
\qquad
\frac{}{\iota(n) = \text{Bnz } k} \quad \frac{n' = n + ((m = 0) ? 1 : k)}{n' = n + ((m = 0) ? 1 : k)} \\
\frac{}{\mu \quad [m @ L_1, \sigma] \quad n @ L_{pc} \quad \tau \rightarrow \quad \mu \quad [\sigma] \quad n' @ (L_1 \vee L_{pc})}$$

$$\frac{}{\iota(n) = \text{Call}} \\
\frac{\mu \quad [n' @ L_1, a, \sigma] \quad n @ L_{pc} \quad \tau \rightarrow}{\mu \quad [a, (n+1) @ L_{pc}; \sigma] \quad n' @ (L_1 \vee L_{pc})}
\qquad
\frac{}{\iota(n) = \text{Ret}} \\
\frac{}{\mu \quad [n' @ L_1; \sigma] \quad n @ L_{pc} \quad \tau \rightarrow \quad \mu \quad [\sigma] \quad n' @ L_1}$$

$$\frac{}{\iota(n) = \text{Output}} \\
\frac{\mu \quad [m @ L_1, \sigma] \quad n @ L_{pc} \quad \frac{m @ (L_1 \vee L_{pc})}{\mu \quad [\sigma] \quad (n+1) @ L_{pc}}}{\mu \quad [\sigma] \quad (n+1) @ L_{pc}}$$

Figure 2: Semantics of abstract IFC machine

stack as public (\perp). The rule for **Jump** uses join to raise the label of the PC by the label of the target address of the jump. Similarly, **Bnz** raises the label of the PC by the label of the tested integer. In both cases the value of the PC after the instruction depends on data that could be secret, and we use the label of the PC to track the label of data that has influenced control flow. In order to prevent *implicit flows* (leaks exploiting the control flow of the program), the **Store** rule joins the PC label with the original label of the written integer and with the label of the pointer through which the write happens. Additionally, since the labels of memory locations are allowed to vary during execution, we prevent leaking information via labels using a “no-sensitive-upgrade” check [4, 96] (the \leq precondition in the rule for **Store**).¹ This check prevents memory locations labeled public from being overwritten when either the PC or the pointer through which the store happens has been influenced by secrets. The **Output** rule labels the emitted integer with the join of its original label and the current PC label.² Finally, because of the structured control flow imposed by the stack discipline, the rule for **Ret** can soundly restore the PC label to whatever it was at the time of the **Call**. This feature allows programmers to avoid *label creep*—i.e., having the current PC label inadvertently go up when branching on secrets unknowingly—by making judicious use of **Call** and **Ret**, but may require careful thought to be used correctly. Many other solutions have been proposed to this problem, each with their own strengths and weaknesses. Some systems, such as LIO [87], prevent label creep by maintaining a *clearance level* that serves as an upper bound on the PC label; this, however, may lead to dynamic errors if a computation tries to inspect a secret above its clearance.

All data in the machine’s state are labelled, and this simple machine manages labels to ensure nonin-

¹ More recent work further improves precision compared to the no-sensitive-upgrades policy [5, 15, 44, 46]. We adopted no-sensitive-upgrades in this work because it is simpler and requires less bookkeeping.

²We assume the observer of the events generated by **Output** is constrained by the rules of information flow—i.e., cannot freely “look inside” bare events. In the real SAFE machine, atoms being sent to the outside world need to be protected cryptographically; we are abstracting this away.

terference as defined and proved in Section 10. There are no instructions that dynamically raise the label (classification) of an atom. Such an instruction, `joinP`, is added to the machine in Section 11.

4 Symbolic IFC Rule Machine

In the abstract machine described above, IFC is tightly integrated into the step relation in the form of side conditions on each instruction. In contrast, the concrete machine (i.e., the “hardware”) described in Section 5 is generic, designed to support a wide range of software-defined policies (IFC and other). The machine introduced in this section serves as a bridge between these two models. It is closer to the abstract machine—indeed, its machine states and the behavior of the step relation are identical. The important difference lies in the *definition* of the step relation, where all the IFC-related aspects are factored out into a separate judgment. We can think of the IFC mechanism as being implemented in a separate “IFC rule processor” distinct from the main “CPU.” In the concrete machine, the CPU part will remain unchanged, but the IFC rule processor will be implemented mostly in software (by the fault handler), with the hardware only providing caching of rule instances. While factoring out IFC enforcement into a separate reference monitor [80] is commonplace [1, 75, 78], our approach goes further. We define a small DSL for describing symbolic IFC rules and obtain actual monitors by interpreting this DSL (in this section) and by compiling it into machine instructions using verified structured code generators (in Section 6 and Section 7). This architecture makes it easier to implement other IFC mechanisms (e.g., permissive upgrades [5]), beyond the simple one in Section 3. Since the DSL compilation is verified, we prove that the concrete machine of Section 5 is noninterfering when given *any* correct monitor written in the DSL. Showing that a monitor is correct, on the other hand, involves a simple refinement proof (Lemma 9.2), and a noninterference proof for the abstract machine (Theorem 10.5), but is independent of the code generation infrastructure and corresponding proofs.

More formally, each stepping rule of the new machine (see Figure 3) includes a uniform call to an *IFC enforcement* relation, which itself is parameterized by a *symbolic IFC rule table* \mathcal{R} . Given the labels of the values relevant to an instruction, the IFC enforcement relation (i) checks whether the execution of that instruction is allowed in the current configuration, and (ii) if so, yields the labels to put on the resulting PC and on any resulting value. This judgment has the form $\vdash_{\mathcal{R}} (L_{pc}, \ell_1, \ell_2, \ell_3) \rightsquigarrow_{op} L_{rpc}, L_r$, where the 4-tuple on the left-hand side represents the input PC label and three additional input labels (more precisely, optional labels, as the number of relevant labels depends on the opcode but the tuple is of fixed size), op is an opcode, and L_{rpc} and L_r are the resulting output labels (of which the second might be ignored).

Let us illustrate, for a few cases, how this new judgment is used in the stepping relation (Figure 3). The stepping rule for `Add` passes three inputs to the IFC enforcement judgment: L_{pc} , the label of the current PC, and L_1 and L_2 , the labels of the two operands at the top of the stack. (The fourth element of the input tuple is written as $_$ because it is not needed for `Add`.) The IFC enforcement judgment produces two labels: L_{rpc} is used to label the next program counter ($n + 1$) and L_r is used to label the result value. All the other stepping rules follow a similar scheme. (The one for `Store` uses all four input labels. In this stepping rule the resulting label L_r is used to label the new value m to be stored at location p .)

A symbolic IFC rule table \mathcal{R} describes a particular IFC enforcement mechanism. For instance, the rule table \mathcal{R}^{abs} corresponding to the IFC mechanism of the abstract machine is shown in Figure 4. In general, a table \mathcal{R} associates a *symbolic IFC rule* to each instruction opcode (formally, \mathcal{R} is a total function). Each of these rules is formed of three symbolic expressions: (i) a boolean expression indicating whether the execution of the instruction is allowed or not (i.e., whether it violates the IFC enforcement mechanism); (ii) a label-valued expression for L_{rpc} , the label of the next PC; and (iii) a label-valued expression for L_r , the label of the result value, if there is one. In cases where L_r is not used by the corresponding opcode, we write $_$ to mean “don’t care,” which is a synonym for BOT (the symbolic representation of the \perp label).

These symbolic expressions are written in a simple domain-specific language (DSL) of operations over an IFC lattice. The grammar of this DSL (Figure 5) includes label variables $\text{LAB}_{pc}, \dots, \text{LAB}_3$, which correspond to the input labels L_{pc}, \dots, L_3 ; the constant BOT; and the lattice operators \sqcup (join) and \sqsubseteq (flows).

The IFC enforcement judgment looks up the corresponding symbolic IFC rule in the table and directly *evaluates* the symbolic expressions in terms of the corresponding lattice operations. In contrast, in Sec-

$$\begin{array}{c}
\iota(n) = \text{Add} \\
\frac{\vdash_{\mathcal{R}} (L_{pc}, L_1, L_2, _) \rightsquigarrow_{\text{add}} L_{rpc}, L_r}{\mu [n_1 @ L_1, n_2 @ L_2, \sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu [(n_1 + n_2) @ L_r, \sigma] \ (n+1) @ L_{rpc}}
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Push } m \\
\frac{\vdash_{\mathcal{R}} (L_{pc}, _, _, _) \rightsquigarrow_{\text{push}} L_{rpc}, L_r}{\mu [\sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu [m @ L_r, \sigma] \ (n+1) @ L_{rpc}}
\end{array}$$

$$\begin{array}{c}
\iota(n) = \text{Load} \quad \mu(p) = m @ L_2 \\
\frac{\vdash_{\mathcal{R}} (L_{pc}, L_1, L_2, _) \rightsquigarrow_{\text{load}} L_{rpc}, L_r}{\mu [p @ L_1, \sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu [m @ L_r, \sigma] \ (n+1) @ L_{rpc}}
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Store} \quad \mu(p) = k @ L_3 \\
\frac{\vdash_{\mathcal{R}} (L_{pc}, L_1, L_2, L_3) \rightsquigarrow_{\text{store}} L_{rpc}, L_r \quad \mu(p) \leftarrow m @ L_r = \mu'}{\mu [p @ L_1, m @ L_2, \sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu' [\sigma] \ (n+1) @ L_{rpc}}
\end{array}$$

$$\begin{array}{c}
\iota(n) = \text{Jump} \\
\frac{\vdash_{\mathcal{R}} (L_{pc}, L_1, _, _) \rightsquigarrow_{\text{jump}} L_{rpc}, _}{\mu [n' @ L_1, \sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu [\sigma] \ n' @ L_{rpc}}
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Bnz } k \quad n' = n + ((m = 0) ? 1 : k) \\
\frac{\vdash_{\mathcal{R}} (L_{pc}, L_1, _, _) \rightsquigarrow_{\text{bnz}} L_{rpc}, _}{\mu [m @ L_1, \sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu [\sigma] \ n' @ L_{rpc}}
\end{array}$$

$$\begin{array}{c}
\iota(n) = \text{Call} \\
\frac{\vdash_{\mathcal{R}} (L_{pc}, L_1, _, _) \rightsquigarrow_{\text{call}} L_{rpc}, L_r}{\mu [n' @ L_1, a, \sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu [a, (n+1) @ L_r; \sigma] \ n' @ L_{rpc}}
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Ret} \quad \vdash_{\mathcal{R}} (L_{pc}, L_1, _, _) \rightsquigarrow_{\text{ret}} L_{rpc}, _ \\
\frac{\mu [n' @ L_1; \sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu [\sigma] \ n' @ L_{rpc}}{\mu [n' @ L_1; \sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu [\sigma] \ n' @ L_{rpc}}
\end{array}$$

$$\begin{array}{c}
\iota(n) = \text{Output} \\
\frac{\vdash_{\mathcal{R}} (L_{pc}, L_1, _, _) \rightsquigarrow_{\text{output}} L_{rpc}, L_r}{\mu [m @ L_1, \sigma] \ n @ L_{pc} \xrightarrow{m @ L_r} \mu [\sigma] \ (n+1) @ L_{rpc}}
\end{array}$$

Figure 3: Semantics of symbolic rule machine, parameterized by \mathcal{R}

<i>opcode</i>	<i>allow</i>	<i>e_{rpc}</i>	<i>e_r</i>
add	TRUE	LAB _{pc}	LAB ₁ \sqcup LAB ₂
output	TRUE	LAB _{pc}	LAB ₁ \sqcup LAB _{pc}
push	TRUE	LAB _{pc}	BOT
load	TRUE	LAB _{pc}	LAB ₁ \sqcup LAB ₂
store	LAB ₁ \sqcup LAB _{pc} \sqsubseteq LAB ₃	LAB _{pc}	LAB ₁ \sqcup LAB ₂ \sqcup LAB _{pc}
jump	TRUE	LAB ₁ \sqcup LAB _{pc}	—
bnz	TRUE	LAB ₁ \sqcup LAB _{pc}	—
call	TRUE	LAB ₁ \sqcup LAB _{pc}	LAB _{pc}
ret	TRUE	LAB ₁	—

Figure 4: Rule table \mathcal{R}^{abs} corresponding to abstract IFC machine

tion 6 we *compile* this rule table into the IFC fault handler for the concrete machine. Formally, the IFC enforcement judgment is defined by the two following cases, depending on whether the second output label is relevant or not:

$$\frac{\text{Rule}_{\mathcal{R}}(op) = \langle allow, e_{rpc}, e_r \rangle \quad \rho \vdash allow \quad \rho \vdash e_{rpc} \downarrow L_{rpc} \quad \rho \vdash e_r \downarrow L_r}{\vdash_{\mathcal{R}} \rho \rightsquigarrow_{op} L_{rpc}, L_r}
\qquad
\frac{\text{Rule}_{\mathcal{R}}(op) = \langle allow, e_{rpc}, _ \rangle \quad \rho \vdash allow \quad \rho \vdash e_{rpc} \downarrow L_{rpc}}{\vdash_{\mathcal{R}} \rho \rightsquigarrow_{op} L_{rpc}, _}$$

$LE, e_r, e_{rpc} ::=$	BOT LAB ₁ LAB ₂ LAB ₃ LAB _{pc} $LE_1 \sqcup LE_2$ <hr style="width: 100%;"/> (LE)	$BE, allow ::=$	TRUE $LE_1 \sqsubseteq LE_2$ AND $BE_1 BE_2$ OR $BE_1 BE_2$ (BE)
------------------------	---	-----------------	--

Figure 5: Symbolic IFC rule language syntax

$\rho \vdash \text{TRUE}$	$\frac{\rho \vdash LE_1 \downarrow L_1 \quad \rho \vdash LE_2 \downarrow L_2 \quad L_1 \leq L_2}{\rho \vdash LE_1 \sqsubseteq LE_2}$	$\frac{\rho \vdash BE_1 \quad \rho \vdash BE_2}{\rho \vdash \text{AND } BE_1 BE_2}$
$\frac{\rho \vdash BE_1}{\rho \vdash \text{OR } BE_1 BE_2}$	$\frac{\rho \vdash BE_2}{\rho \vdash \text{OR } BE_1 BE_2}$	$\frac{\rho \vdash LE_1 \downarrow L_1 \quad \rho \vdash LE_2 \downarrow L_2}{\rho \vdash (LE_1 \sqcup LE_2) \downarrow (L_1 \vee L_2)}$
$\frac{}{(L_{pc}, \ell_1, \ell_2, \ell_3) \vdash \text{LAB}_{pc} \downarrow L_{pc}}$		$\frac{}{(L_{pc}, \ell_1, L_2, \ell_3) \vdash \text{LAB}_2 \downarrow L_2}$
$\frac{}{(L_{pc}, L_1, \ell_2, \ell_3) \vdash \text{LAB}_1 \downarrow L_1}$	$\frac{}{(L_{pc}, \ell_1, \ell_2, L_3) \vdash \text{LAB}_3 \downarrow L_3}$	

Figure 6: Symbolic IFC rule language semantics

Here ρ is a 4-tuple of labels, $Rule_{\mathcal{R}}$ looks up the relevant opcode in rule table \mathcal{R} , and the expression evaluation judgment $\rho \vdash \dots$ is defined in Figure 6.

5 Concrete Machine

The concrete machine provides low-level support for efficiently implementing many different high-level policies (IFC and others) with a combination of a hardware rule cache and a software cache fault handler. In this section we focus on the concrete machine’s hardware, which is completely generic, while in Section 6 we describe a specific fault handler corresponding to the IFC rules of the symbolic rule machine.

The concrete machine has the same general structure as the more abstract ones, but differs in several important respects. One is that it annotates data values with integer *tags* T , rather than with *labels* L from an abstract lattice; thus, the *concrete atoms* a in the data memories and the stack have the form $n@T$. Similarly, a *concrete action* α is either a concrete atom or the silent action τ . We consistently use the word *label* and variable L to refer to the (abstract, lattice-structured) labels of the abstract and symbolic rule machines and the word *tag* and variable T for concrete integers representing labels. Using plain integers as tags allows us to delegate their interpretation entirely to software. In this paper we focus solely on using tags to implement IFC labels, although they could also be used for enforcing other policies, such as type and memory safety or control-flow integrity [9, 35]. For instance, to implement the two-point abstract lattice with $\perp \leq \top$, we could use 0 to represent \perp and 1 to represent \top , making the operations \vee and \leq easy to implement (see Section 6). For richer abstract lattices, a more complex concrete representation might be needed; for example, a label containing an arbitrary set of principals might be represented concretely by a pointer to an array data structure (see Section 11). In places where a tag is needed but its value is irrelevant, the concrete machine uses a specific but arbitrary *default tag* value (e.g., -1), which we write T_D .

A second important difference is that the concrete machine has two modes: *user mode* (u), for executing the ordinary user program, and *kernel mode* (k), for handling rule cache faults. To support these two modes, the concrete machine’s state contains a *privilege bit* π , a separate *kernel instruction memory* ϕ , and a separate *kernel data memory* κ , in addition to the user instruction memory ι , the user data memory μ , the stack σ , and the PC. When the machine is operating in user mode ($\pi = u$), instructions are looked

up using the PC as an index into ι , and loads and stores use μ ; when in kernel mode ($\pi = k$), the PC is treated as an index into ϕ , and loads and stores use κ . The *concrete step relation* has the form $\iota, \phi \vdash \pi_1 \kappa_1 \mu_1 [\sigma_1] pc_1 \xrightarrow{\alpha} \pi_2 \kappa_2 \mu_2 [\sigma_2] pc_2$. As before, since ι and ϕ are fixed, we normally leave them implicit when writing down machine transitions.

The concrete machine has the same instruction set as the previous ones, allowing user programs to be run on all three machines unchanged. But the tag-related semantics of instructions depends on the privilege mode, and in user mode the semantics further depends on the state of the *rule cache*. In the real SAFE machine, the rule cache may contain thousands of entries and is implemented as a separate near-associative memory [33] accessed by special instructions. Here, for simplicity, we use a cache with just one entry, located at the start of kernel memory, and use **Load** and **Store** instructions to manipulate it. When implementing simple IFC labels such as the two-point lattice defined above, the rule cache is all that needs to live in κ . More complex label models, on the other hand, such as those of Section 11, may require additional memory to store internal data structures.

The rule cache holds a single rule instance, represented graphically like this:

<i>opcode</i>	T_{pc}	T_1	T_2	T_3	T_{rpc}	T_r
---------------	----------	-------	-------	-------	-----------	-------

Location 0 holds an integer representing an opcode. (Since the exact choice of representation doesn't matter, we will denote each opcode with a lowercase identifier—for example, we might define `add` = 0, `output` = 1, etc.) Location 1 holds the PC tag. Locations 2 to 4 hold the tags of any other arguments needed by this particular opcode. Location 5 holds the tag that should go on the PC after this instruction executes, and location 6 holds the tag for the instruction's result value, if needed. For example, suppose the cache contains this:

<code>add</code>	0	1	1	-1	0	1
------------------	---	---	---	----	---	---

(Note that we are showing just the “payload” part of these seven atoms; by convention, the tag part is always T_D , and we do not display it.) This one-line rule cache should be thought of as implementing a (very) partial function: when the input is `add 0 1 1 -1`, the output is `0 1`; otherwise it is undefined. If 0 is the tag representing the label \perp , 1 represents \top , and -1 is the default tag T_D , this can be interpreted abstractly as follows: “If the next instruction is **Add**, the PC is labeled \perp , and the two relevant arguments are both labeled \top , then the instruction should be allowed, the label on the new PC should be \perp , and the label on the result of the operation is \top .”

There are two sets of stepping rules governing the behavior of the concrete machine in user mode; which set applies depends on whether the current machine state matches the current contents of the rule cache. In the “cache hit” case (Figure 7), the instruction executes normally, with the cache's output determining the new PC tag and result tag (if any).

In the “cache miss” case (Figure 8), the relevant parts of the current state (opcode, PC tag, argument tags) are stored into the input part of the single cache line and the machine simulates a **Call** to the fault handler.

To see how this works in more detail, consider the two user-mode stepping rules for the **Add** instruction.

$$\begin{array}{c}
 \iota(n) = \text{Add} \\
 \kappa = \boxed{\text{add } T_{pc} \ T_1 \ T_2 \ T_D \ T_{rpc} \ T_r} \\
 \hline
 \mathbf{u} \ \kappa \ \mu \ [n_1 @ T_1, n_2 @ T_2, \sigma] \ n @ T_{pc} \ \xrightarrow{\tau} \\
 \mathbf{u} \ \kappa \ \mu \ [(n_1 + n_2) @ T_r, \sigma] \ n + 1 @ T_{rpc}
 \end{array}
 \qquad
 \begin{array}{c}
 \iota(n) = \text{Add} \\
 \kappa_i \neq \boxed{\text{add } T_{pc} \ T_1 \ T_2 \ T_D} = \kappa_j \\
 \hline
 \mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \ [n_1 @ T_1, n_2 @ T_2, \sigma] \ n @ T_{pc} \ \xrightarrow{\tau} \\
 \mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); n_1 @ T_1, n_2 @ T_2, \sigma] \ 0 @ T_D
 \end{array}$$

In the first rule (cache hit), the side condition demands that the input part of the current cache contents have the form `add T_{pc} T_1 T_2 T_D` , where T_{pc} is the tag on the current PC, T_1 and T_2 are the tags on the top two atoms on the stack, and the fourth element is the default tag. In this case, the output part of the rule, `T_{rpc} T_r` , determines the tag T_{rpc} on the PC and the tag T_r on the new atom pushed onto the stack in the next machine state.

In the second rule (cache miss), the notation $[\kappa_i, \kappa_o]$ means “let κ_i be the input part of the current rule cache and κ_o be the output part.” The side condition says that the current input part κ_i does not have the desired form `add T_{pc} T_1 T_2 T_D` , so the machine needs to enter the fault handler. The next machine state is formed as follows: (i) the input part of the cache is set to the desired form κ_j and the output part is set

$$\begin{array}{c}
\iota(n) = \text{Add} \\
\kappa = \boxed{\text{add} \mid T_{pc} \mid T_1 \mid T_2 \mid T_D \mid T_{rpc} \mid T_r} \\
\hline
\mathbf{u} \ \kappa \ \mu \ [n_1 @ T_1, n_2 @ T_2, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{u} \ \kappa \ \mu \ [(n_1 + n_2) @ T_r, \sigma] \ n + 1 @ T_{rpc}
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Push } m \\
\kappa = \boxed{\text{push} \mid T_{pc} \mid T_D \mid T_D \mid T_D \mid T_{rpc} \mid T_r} \\
\hline
\mathbf{u} \ \kappa \ \mu \ [\sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{u} \ \kappa \ \mu \ [m @ T_r, \sigma] \ n + 1 @ T_{rpc}
\end{array}$$

$$\begin{array}{c}
\iota(n) = \text{Load} \qquad \mu(p) = m @ T_2 \\
\kappa = \boxed{\text{load} \mid T_{pc} \mid T_1 \mid T_2 \mid T_D \mid T_{rpc} \mid T_r} \\
\hline
\mathbf{u} \ \kappa \ \mu \ [p @ T_1, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{u} \ \kappa \ \mu \ [m @ T_r, \sigma] \ n + 1 @ T_{rpc}
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Store} \qquad \mu(p) = k @ T_3 \\
\kappa = \boxed{\text{store} \mid T_{pc} \mid T_1 \mid T_2 \mid T_3 \mid T_{rpc} \mid T_r} \\
\mu(p) \leftarrow (m @ T_r) = \mu' \\
\hline
\mathbf{u} \ \kappa \ \mu \ [p @ T_1, m @ T_2, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{u} \ \kappa \ \mu' \ [\sigma] \ n + 1 @ T_{rpc}
\end{array}$$

$$\begin{array}{c}
\iota(n) = \text{Jump} \\
\kappa = \boxed{\text{jump} \mid T_{pc} \mid T_1 \mid T_D \mid T_D \mid T_{rpc} \mid T_D} \\
\hline
\mathbf{u} \ \kappa \ \mu \ [n' @ T_1, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{u} \ \kappa \ \mu \ [\sigma] \ n' @ T_{rpc}
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Bnz } k \\
\kappa = \boxed{\text{bnz} \mid T_{pc} \mid T_1 \mid T_D \mid T_D \mid T_{rpc} \mid T_D} \\
n' = n + ((m = 0) ? 1 : k) \\
\hline
\mathbf{u} \ \kappa \ \mu \ [m @ T_1, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{u} \ \kappa \ \mu \ [\sigma] \ n' @ T_{rpc}
\end{array}$$

$$\begin{array}{c}
\iota(n) = \text{Call} \\
\kappa = \boxed{\text{call} \mid T_{pc} \mid T_1 \mid T_D \mid T_D \mid T_{rpc} \mid T_r} \\
\hline
\mathbf{u} \ \kappa \ \mu \ [n' @ T_1, a, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{u} \ \kappa \ \mu \ [a, (n + 1 @ T_r, \mathbf{u}); \sigma] \ n' @ T_{rpc}
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Ret} \\
\kappa = \boxed{\text{ret} \mid T_{pc} \mid T_1 \mid T_D \mid T_D \mid T_{rpc} \mid T_D} \\
\hline
\mathbf{u} \ \kappa \ \mu \ [(n' @ T_1, \mathbf{u}); \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{u} \ \kappa \ \mu \ [\sigma] \ n' @ T_{rpc}
\end{array}$$

$$\begin{array}{c}
\iota(n) = \text{Output} \\
\kappa = \boxed{\text{output} \mid T_{pc} \mid T_1 \mid T_D \mid T_D \mid T_{rpc} \mid T_r} \\
\hline
\mathbf{u} \ \kappa \ \mu \ [m @ T_1, \sigma] \ n @ T_{pc} \xrightarrow{m @ T_r} \\
\mathbf{u} \ \kappa \ \mu \ [\sigma] \ n + 1 @ T_{rpc}
\end{array}$$

Figure 7: Concrete step relation: user mode, cache hit case

to $\kappa_D \triangleq \boxed{T_D \mid T_D}$; (ii) a new return frame is pushed on top of the stack to remember the current PC and privilege bit (\mathbf{u}); (iii) the privilege bit is set to \mathbf{k} (which will cause the next instruction to be read from the kernel instruction memory); and (iv) the PC is set to 0, the location in the kernel instruction memory where the fault handler routine begins.

What happens next is up to the fault handler code. Its job is to examine the contents of the first five kernel memory locations and either (i) write appropriate tags for the result and new PC into the sixth and seventh kernel memory locations and then perform a **Ret** to go back to user mode and restart the faulting instruction, or (ii) stop the machine by jumping to an invalid PC (-1) to signal that the attempted combination of opcode and argument tags is illegal.³ This mechanism is general and can be used to implement many different high-level policies (IFC and others).

In kernel mode (Figure 9), the treatment of tags is almost completely degenerate: to avoid infinite regress, the concrete machine does not consult the rule cache while in kernel mode. For most instructions, tags read from the current machine state are ignored (indicated by $_$) and tags written to the new state are

³As explained in Section 2, in this work we assume for simplicity that policy violations are fatal. Recent work [45] has shown that it is possible to recover from IFC violations while preserving noninterference.

$$\begin{array}{c}
\begin{array}{c}
\iota(n) = \text{Add} \\
\kappa_i \neq \boxed{\text{add} \mid T_{pc} \mid T_1 \mid T_2 \mid T_D} = \kappa_j \\
\hline
\mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \quad [n_1 @ T_1, n_2 @ T_2, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); n_1 @ T_1, n_2 @ T_2, \sigma] \ 0 @ T_D
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Push } m \\
\kappa_i \neq \boxed{\text{push} \mid T_{pc} \mid T_D \mid T_D \mid T_D} = \kappa_j \\
\hline
\mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \quad [\sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); \sigma] \ 0 @ T_D
\end{array} \\
\\
\begin{array}{c}
\iota(n) = \text{Load} \quad \mu(p) = m @ T_2 \\
\kappa_i \neq \boxed{\text{load} \mid T_{pc} \mid T_1 \mid T_2 \mid T_D} = \kappa_j \\
\hline
\mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \quad [p @ T_1, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); p @ T_1, \sigma] \ 0 @ T_D
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Store} \quad \mu(p) = k @ T_3 \\
\kappa_i \neq \boxed{\text{store} \mid T_{pc} \mid T_1 \mid T_2 \mid T_3} = \kappa_j \\
\hline
\mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \quad [p @ T_1, m @ T_2, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); p @ T_1, m @ T_2, \sigma] \ 0 @ T_D
\end{array} \\
\\
\begin{array}{c}
\iota(n) = \text{Jump} \\
\kappa_i \neq \boxed{\text{jump} \mid T_{pc} \mid T_1 \mid T_D \mid T_D} = \kappa_j \\
\hline
\mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \quad [n' @ T_1, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); n' @ T_1, \sigma] \ 0 @ T_D
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Bnz } k \\
\kappa_i \neq \boxed{\text{bnz} \mid T_{pc} \mid T_1 \mid T_D \mid T_D} = \kappa_j \\
\hline
\mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \quad [m @ T_1, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); m @ T_1, \sigma] \ 0 @ T_D
\end{array} \\
\\
\begin{array}{c}
\iota(n) = \text{Call} \\
\kappa_i \neq \boxed{\text{call} \mid T_{pc} \mid T_1 \mid T_D \mid T_D} = \kappa_j \\
\hline
\mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \quad [n' @ T_1, a, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); n' @ T_1, a, \sigma] \ 0 @ T_D
\end{array}
\qquad
\begin{array}{c}
\iota(n) = \text{Ret} \\
\kappa_i \neq \boxed{\text{ret} \mid T_{pc} \mid T_1 \mid T_D \mid T_D} = \kappa_j \\
\hline
\mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \quad [(n' @ T_1, \pi); \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); (n' @ T_1, \pi); \sigma] \ 0 @ T_D
\end{array} \\
\\
\begin{array}{c}
\iota(n) = \text{Output} \\
\kappa_i \neq \boxed{\text{output} \mid T_{pc} \mid T_1 \mid T_D \mid T_D} = \kappa_j \\
\hline
\mathbf{u} \ [\kappa_i, \kappa_o] \ \mu \quad [m @ T_1, \sigma] \ n @ T_{pc} \xrightarrow{\tau} \\
\mathbf{k} \ [\kappa_j, \kappa_D] \ \mu \ [(n @ T_{pc}, \mathbf{u}); m @ T_1, \sigma] \ 0 @ T_D
\end{array}
\end{array}$$

Figure 8: Concrete step relation: user mode, cache miss case

set to T_D . This can be seen for instance in the kernel-mode step rule for addition

$$\begin{array}{c}
\phi(n) = \text{Add} \\
\hline
\mathbf{k} \ \kappa \ \mu \ [n_1 @ _, n_2 @ _, \sigma] \ n @ _ \xrightarrow{\tau} \\
\mathbf{k} \ \kappa \ \mu \ [(n_1 + n_2) @ T_D, \sigma] \ n + 1 @ T_D
\end{array}$$

The only significant exceptions to this pattern are **Load** and **Store**, which preserve the tag of the datum being read from or written to memory, and **Ret**, which takes both the privilege bit and the new PC (including its tag!) from the return frame at the top of the stack. This is critical, since a **Ret** instruction is used to return from kernel to user mode when the fault handler has finished executing.

$$\begin{array}{c}
\phi(n) = \text{Ret} \\
\hline
\mathbf{k} \ \kappa \ \mu \ [(n' @ T_1, \pi); \sigma] \ n @ _ \xrightarrow{\tau} \ \pi \ \kappa \ \mu \ [\sigma] \ n' @ T_1
\end{array}$$

A final point is that **Output** is not permitted in kernel mode, which guarantees that kernel actions are always the silent action τ .

As an illustration of how all this works, suppose again that $\iota = [\dots, \text{Add}, \dots]$, and that the concrete integer tag 0 represents the abstract label \perp , 1 represents \top , and -1 is T_D . Then, in a cache-hit configuration, we have (omitting the silent τ label on transitions):

$$\begin{array}{c}
\mathbf{u} \ \boxed{\text{add} \mid 0 \mid 0 \mid 1 \mid -1 \mid 0 \mid 1} \ \mu \ [7 @ 0, 5 @ 1] \ n @ 0 \quad \longrightarrow \\
\mathbf{u} \ \boxed{\text{add} \mid 0 \mid 0 \mid 1 \mid -1 \mid 0 \mid 1} \ \mu \ [12 @ 1] \quad (n + 1) @ 0
\end{array}$$

$$\begin{array}{c}
\phi(n) = \text{Add} \\
\hline
\frac{\mathbf{k} \ \kappa \ \mu \ [n_1@_, n_2@_, \sigma] \ n@_ \xrightarrow{\tau} \mathbf{k} \ \kappa \ \mu \ [(n_1+n_2)@T_D, \sigma] \ n+1@T_D}{}
\end{array}
\qquad
\begin{array}{c}
\phi(n) = \text{Push } m \\
\hline
\frac{\mathbf{k} \ \kappa \ \mu \ [\sigma] \ n@_ \xrightarrow{\tau} \mathbf{k} \ \kappa \ \mu \ [m@T_D, \sigma] \ n+1@T_D}{}
\end{array}$$

$$\begin{array}{c}
\phi(n) = \text{Load} \qquad \kappa(p) = m@T_1 \\
\hline
\frac{\mathbf{k} \ \kappa \ \mu \ [p@_, \sigma] \ n@_ \xrightarrow{\tau} \mathbf{k} \ \kappa \ \mu \ [m@T_1, \sigma] \ n+1@T_D}{}
\end{array}
\qquad
\begin{array}{c}
\phi(n) = \text{Store} \qquad \text{store } \kappa \ p \ (m@T_1) = \kappa' \\
\hline
\frac{\mathbf{k} \ \kappa \ \mu \ [p@_, m@T_1, \sigma] \ n@_ \xrightarrow{\tau} \mathbf{k} \ \kappa' \ \mu \ [\sigma] \ n+1@T_D}{}
\end{array}$$

$$\begin{array}{c}
\phi(n) = \text{Jump} \\
\hline
\frac{\mathbf{k} \ \kappa \ \mu \ [n'@_, \sigma] \ n@_ \xrightarrow{\tau} \mathbf{k} \ \kappa \ \mu \ [\sigma] \ n'@T_D}{}
\end{array}
\qquad
\begin{array}{c}
\phi(n) = \text{Bnz } k \qquad n' = n + ((m = 0)?1 : k) \\
\hline
\frac{\mathbf{k} \ \kappa \ \mu \ [m@_, \sigma] \ n@_ \xrightarrow{\tau} \mathbf{k} \ \kappa \ \mu \ [\sigma] \ n'@T_D}{}
\end{array}$$

$$\begin{array}{c}
\phi(n) = \text{Call} \\
\hline
\frac{\mathbf{k} \ \kappa \ \mu \ [n'@_, a, \sigma] \ n@_ \xrightarrow{\tau} \mathbf{k} \ \kappa \ \mu \ [a, (n+1)@T_D, \mathbf{k}]; \sigma] \ n'@T_D}{}
\end{array}
\qquad
\begin{array}{c}
\phi(n) = \text{Ret} \\
\hline
\frac{\mathbf{k} \ \kappa \ \mu \ [(n'@T_1, \pi); \sigma] \ n@_ \xrightarrow{\tau} \pi \ \kappa \ \mu \ [\sigma] \ n'@T_1}{}
\end{array}$$

Figure 9: Concrete step relation (kernel mode)

On the other hand, if the tags on both operands are 1 (i.e., \top), then the first step will miss in the cache and reduction will proceed as follows:

$$\begin{array}{l}
\mathbf{u} \ \boxed{\text{add}} \ \boxed{0} \ \boxed{0} \ \boxed{1} \ \boxed{-1} \ \boxed{0} \ \boxed{1} \ \mu \ [7@1, 5@1] \quad n@0 \quad \longrightarrow \quad (\text{cache miss}) \\
\mathbf{k} \ \boxed{\text{add}} \ \boxed{0} \ \boxed{1} \ \boxed{1} \ \boxed{-1} \ \boxed{-1} \ \boxed{-1} \ \mu \ [(n@0, \mathbf{u}); 7@1, 5@1] \ 0@-1 \quad \longrightarrow \quad (\text{call fault handler, kernel mode}) \\
\quad \dots \text{ fault handler runs } \dots \\
\mathbf{k} \ \boxed{\text{add}} \ \boxed{0} \ \boxed{1} \ \boxed{1} \ \boxed{-1} \ \boxed{0} \ \boxed{1} \ \mu \ [(n@0, \mathbf{u}); 7@1, 5@1] \ k@-1 \quad \longrightarrow \quad (\text{fault handler returns to user mode}) \\
\mathbf{u} \ \boxed{\text{add}} \ \boxed{0} \ \boxed{1} \ \boxed{1} \ \boxed{-1} \ \boxed{0} \ \boxed{1} \ \mu \ [7@1, 5@1] \quad n@0 \quad \longrightarrow \quad (\text{restarts instruction, cache now hits}) \\
\mathbf{u} \ \boxed{\text{add}} \ \boxed{0} \ \boxed{0} \ \boxed{1} \ \boxed{-1} \ \boxed{0} \ \boxed{1} \ \mu \ [12@1] \quad (n+1)@0
\end{array}$$

6 Fault Handler for IFC

Now we assemble the pieces. A concrete IFC machine implementing the symbolic rule machine defined in Section 4 can be obtained by installing appropriate fault handler code in the kernel instruction memory of the concrete machine presented in Section 5. In essence, this handler must emulate how the symbolic rule machine looks up and evaluates the DSL expressions in a given IFC rule table. We choose to generate the handler code by compiling the lookup and DSL evaluation relations directly into machine code. (An alternative would be to represent the rule table as abstract syntax in the kernel memory and write an interpreter in machine code for the DSL, but the compilation approach seems to lead to simpler code and proofs.)

The handler compilation scheme is given in Figure 10. Each `gen*` function generates a list of concrete machine instructions; the sequence generated by the top-level `genFaultHandler` is intended to be installed starting at location 0 in the concrete machine's kernel instruction memory. The implicit `addr*` parameters are symbolic names for the locations of the opcode and various tags in the concrete machine's rule cache, as described in Section 5. The entire generator is parameterized by an arbitrary rule table \mathcal{R} . We make heavy use of the (obvious) encoding of booleans where false is represented by 0 and true by any non-zero value.

The top-level handler works in three phases. The first phase, `genComputeResults`, does most of the work: it consists of a large nested if-then-else chain, built using `genIndexedCases`, that compares the opcode of the faulting instruction against each possible opcode and, on a match, executes the code generated for

the corresponding symbolic IFC rule. The code generated for each symbolic IFC rule (by `genApplyRule`) pushes its results onto the stack: a flag indicating whether the instruction is allowed and, if so, the result-PC and result-value tags. This first phase never writes to memory or transfers control outside the handler; this makes it fairly easy to prove correct.

The second phase of the top-level handler, `genStoreResults`, reads the computed results off the stack and updates the rule cache appropriately. If the result indicates that the instruction is allowed, the result PC and value tags are written to the cache, and `true` is pushed on the stack; otherwise, nothing is written to the cache, and `false` is pushed on the stack.

The third and final phase of the top-level handler tests the boolean just pushed onto the stack and either returns to user code (instruction is allowed) or jumps to address -1 (disallowed).

The code for symbolic rule compilation is built by straightforward recursive traversal of the rule DSL syntax for label-valued expressions (`genELab`) and boolean-valued expressions (`genBool`). These functions are (implicitly) parameterized by the definitions of lattice-specific generators `genBot`, `genJoin`, and `genFlows`. To implement these generators for a particular lattice, we first need to choose how to represent abstract labels as integer tags, and then determine a sequence of instructions that encodes each operation. We call such an encoding scheme a *concrete lattice*. For example, the abstract labels in the two-point lattice can be encoded like booleans, representing \perp by 0, \top by non-0, and instantiating `genBot`, `genJoin`, and `genFlows` with code for computing false, disjunction, and implication, respectively. A simple concrete lattice like this can be formalized as a tuple $CL = (\text{Tag}, \text{Lab}, \text{genBot}, \text{genJoin}, \text{genFlows})$, where the encoding and decoding functions `Lab` and `Tag` satisfy $\text{Lab} \circ \text{Tag} = \text{id}$; to streamline the exposition, we assume this form of concrete lattice for most of the paper. The more realistic encoding in Section 11 will require a more complex treatment.

To raise the level of abstraction of the handler code, we make heavy use of structured code generators; this makes it easier both to understand the code and to prove it correct using a custom Hoare logic that follows the structure of the generators (see Section 7). For example, the `genIf` function takes two code sequences, representing the “then” and “else” branches of a conditional, and generates code to test the top of the stack and dispatch control appropriately. The higher-order generator `genIndexedCases` takes a list of integer indices (e.g., opcodes) and functions for generating guards and branch bodies from an index, and generates code that will run the guards in order until one of them computes true, at which point the corresponding branch body is run.

7 Correctness of the Fault Handler Generator

We now turn our attention to verification, beginning with the fault handler. We must show that the generated fault handler emulates the IFC enforcement judgment $\vdash_{\mathcal{R}} (L_{pc}, \ell_1, \ell_2, \ell_3) \rightsquigarrow_{opcode} L_{rpc}, L_r$ of the symbolic rule machine. The statement and proof of correctness are parametric over the symbolic IFC rule table \mathcal{R} and concrete lattice, and hence over correctness lemmas for the lattice operations.

Correctness statement Let \mathcal{R} be an arbitrary rule table and $\phi_{\mathcal{R}} \triangleq \text{genFaultHandler } \mathcal{R}$ be the corresponding generated fault handler. We specify how $\phi_{\mathcal{R}}$ behaves as a whole—as a relation between initial state on entry and final state on completion—using the relation $\phi \vdash cs_1 \rightarrow_k^* cs_2$, defined as the reflexive transitive closure of the concrete step relation, with the constraints that the fault handler code is ϕ and all intermediate states (i.e., strictly preceding cs_2) have privilege bit k .

The correctness statement is captured by the following two lemmas. Intuitively, if the symbolic IFC enforcement judgment allows some given user instruction, then executing $\phi_{\mathcal{R}}$ (stored at kernel mode location 0) updates the cache to contain the tag encoding of the appropriate result labels and returns to user-mode; otherwise, $\phi_{\mathcal{R}}$ halts the machine ($pc = -1$).

Lemma 7.1 (Fault handler correctness, allowed case).

Suppose that $\vdash_{\mathcal{R}} (L_{pc}, \ell_1, \ell_2, \ell_3) \rightsquigarrow_{opcode} L_{rpc}, L_r$ and

$$\kappa_i = \boxed{opcode} \boxed{\text{Tag}(L_{pc})} \boxed{\text{Tag}(\ell_1)} \boxed{\text{Tag}(\ell_2)} \boxed{\text{Tag}(\ell_3)} .$$


```

genFaultHandler  $\mathcal{R}$  = genComputeResults  $\mathcal{R}$  ++
                      genStoreResults ++
                      genIf [Ret] [Push (-1); Jump]

genComputeResults  $\mathcal{R}$  =
  genIndexedCases [] genMatchOp (genApplyRule  $\circ$   $Rule_{\mathcal{R}}$ ) opcodes

genMatchOp  $op$  =
  [Push  $op$ ] ++ genLoadFrom addrOpLabel ++ genEqual
genEqual = [Sub] ++ genNot

genApplyRule  $\langle allow, e_{rpc}, e_r \rangle$  = genBool  $allow$  ++
  genIf (genSome (genELab  $e_{rpc}$  ++ genELab  $e_r$ )) genNone

genELab BOT          = genBot
      LAB $i$          = genLoadFrom addrTag $i$ 
      LE $1$   $\sqcup$  LE $2$  = genELab LE $2$  ++ genELab LE $1$  ++ genJoin

genBool TRUE         = genTrue
      LE $1$   $\sqsubseteq$  LE $2$  = genELab LE $2$  ++ genELab LE $1$  ++ genFlows

genStoreResults =
  genIf (genStoreAt addrTag $r$  ++ genStoreAt addrTag $rpc$  ++ genTrue)
  genFalse

genFalse = [Push 0]
genTrue  = [Push 1]
genAnd   = genIf [] (genPop ++ genFalse)
genOr    = genIf (genPop ++ genTrue) []
genNot   = genIf genFalse genTrue
genImpl  = genNot ++ genOr
genSome  $c$  =  $c$  ++ genTrue
genNone  = genFalse

genIndexedCases  $genDefault\ genGuard\ genBody = g$ 
  where  $g []$  =  $genDefault$ 
         $g (n :: ns)$  =  $genGuard\ n$  ++ genIf ( $genBody\ n$ ) ( $g\ ns$ )

genIf  $t\ f$  = genSkipIf (length  $f'$ ) ++  $f'$  ++  $t$ 
  where  $f' = f$  ++ genSkip(length  $t$ )
genSkip  $n$  = genTrue ++ genSkipIf  $n$ 
genSkipIf  $n$  = [Bnz ( $n+1$ )]

genStoreAt  $p$  = [Push  $p$ ; Store]
genLoadFrom  $p$  = [Push  $p$ ; Load]
genPop      = [Bnz 1]

opcodes = [add; output; ...; ret]

```

Figure 10: Generation of fault handler from IFC rule table.

Then

$$\phi_{\mathcal{R}} \vdash \langle \mathbf{k} [\kappa_i, \kappa_o] \mu [(pc, \mathbf{u}); \sigma] \ 0@T_D \rangle \rightarrow_{\mathbf{k}}^* \langle \mathbf{u} [\kappa_i, \kappa'_o] \mu [\sigma] \ pc \rangle$$

with output cache $\kappa'_o = (\text{Tag}(L_{rpc}), \text{Tag}(L_r))$.

Lemma 7.2 (Fault handler correctness, disallowed case). Suppose that $\vdash_{\mathcal{R}} (L_{pc}, \ell_1, \ell_2, \ell_3) \not\sim_{opcode}$, and

$$\kappa_i = \boxed{\text{opcode} \mid \text{Tag}(L_{pc}) \mid \text{Tag}(\ell_1) \mid \text{Tag}(\ell_2) \mid \text{Tag}(\ell_3)}.$$

Then, for some final stack σ' ,

$$\phi_{\mathcal{R}} \vdash \langle \mathbf{k} [\kappa_i, \kappa_o] \mu [(pc, \mathbf{u}); \sigma] \ 0@T_D \rangle \rightarrow_{\mathbf{k}}^* \langle \mathbf{k} [\kappa_i, \kappa_o] \mu [\sigma'] \ -1@T_D \rangle.$$

Proof methodology The fault handler is compiled by composing generators (Figure 10); accordingly, the proofs of these two lemmas reduce to correctness proofs for the generators. We employ a custom Hoare logic for specifying the generators themselves, which makes the code generation proof simple, reusable, and scalable. This is where defining a DSL for IFC rules and a *structured* compiler proves to be very useful approach, e.g., compared to symbolic interpretation of hand-written code.

Our logic comprises two kinds of Hoare triples. The generated code mostly consists of self-contained instruction sequences that terminate by “falling off the end”—i.e., that never return or jump outside themselves, although they may contain internal jumps (e.g., to implement conditionals). The only exception is the final step of the handler (third line of `genFaultHandler` in Figure 10). We therefore define a standard Hoare triple $\{P\} c \{Q\}$, suitable for reasoning about self-contained code, and use it for the bulk of the proof. To specify the final handler step, we define a non-standard triple $\{P\} c \{Q\}_{pc}^O$ for reasoning about escaping code.

Self-contained-code Hoare triples The triple $\{P\} c \{Q\}$, where P and Q are predicates on $\kappa \times \sigma$, says that, if the kernel instruction memory ϕ contains the code sequence c starting at the current PC, and if the current memory and stack satisfy P , then the machine will run (in kernel mode) until the PC points to the instruction immediately following the sequence c , with a resulting memory and stack satisfying Q . In symbols:

$$\{P\} c \{Q\} \triangleq c = \phi(n), \dots, \phi(n' - 1) \wedge P(\kappa, \sigma) \implies \exists \kappa' \sigma'. Q(\kappa', \sigma') \wedge \phi \vdash \langle \mathbf{k} \kappa \mu [\sigma] \ n@T_D \rangle \rightarrow_{\mathbf{k}}^* \langle \mathbf{k} \kappa' \mu [\sigma'] \ n'@T_D \rangle$$

Note that the instruction memory ϕ is unconstrained outside of c , so if c is not self-contained, no triple about it will be provable; thus, these triples obey the usual composition laws (e.g., the rule of consequence).

$$\frac{\forall \kappa \sigma. P'(\kappa, \sigma) \implies P(\kappa, \sigma) \quad \forall \kappa \sigma. Q(\kappa, \sigma) \implies Q'(\kappa, \sigma)}{\frac{\{P\} c \{Q\}}{\{P'\} c \{Q'\}}} \quad \frac{\{P_1\} c_1 \{P_2\} \quad \{P_2\} c_2 \{P_3\}}{\{P_1\} c_1 + c_2 \{P_3\}}$$

Also, because the concrete machine is deterministic, these triples express total, rather than partial, correctness, which is essential for proving termination in Lemma 7.1 and Lemma 7.2. To aid automation of proofs about code sequences, we give triples in weakest-precondition style.

We build proofs by composing atomic specifications of individual instructions, such as

$$\frac{P(\kappa, \sigma) := \exists n_1 T_1 n_2 T_2 \sigma'. \sigma = n_1@T_1, n_2@T_2, \sigma' \wedge Q(\kappa, ((n_1 + n_2)@T_D, \sigma'))}{\{P\} [\text{Add}] \{Q\}},$$

with specifications for structured code generators, such as

$$\frac{P(\kappa, \sigma) := \exists n T \sigma'. \sigma = n@T, \sigma' \wedge (n \neq 0 \implies P_1(\kappa, \sigma')) \wedge (n = 0 \implies P_2(\kappa, \sigma'))}{\frac{\{P_1\} c_1 \{Q\} \quad \{P_2\} c_2 \{Q\}}{\{P\} \text{genlf } c_1 c_2 \{Q\}}}.$$

(We emphasize that all such specifications are *verified*, not *axiomatized* as the inference rule notation might suggest.) We also prove a specification for the specialized case statement `genIndexedCases`. Although this specification is quite complex when written in full detail (and thus omitted here), it is intuitively simple: given a list of indices and functions for generating guards and branches from the indices, `genIndexedCases` will run the guards in order until one of them computes *true* (more precisely, its integer encoding 1), at which point the corresponding branch is run.

The concrete implementations of the lattice operations are also specified using triples in this style.

$$\frac{P(\kappa, \sigma) := Q(\kappa, (\text{Tag}(\perp) @ \mathbb{T}_D, \sigma))}{\{P\} \text{genBot} \{Q\}}$$

$$\frac{P(\kappa, \sigma) := \exists L L' \sigma'. \sigma = \text{Tag}(L) @ \mathbb{T}_D, \text{Tag}(L') @ \mathbb{T}_D, \sigma' \wedge Q(\kappa, \text{Tag}(L \vee L') @ \mathbb{T}_D, \sigma')}{\{P\} \text{genJoin} \{Q\}}$$

$$\frac{P(\kappa, \sigma) := \exists L L' \sigma'. \sigma = \text{Tag}(L) @ \mathbb{T}_D, \text{Tag}(L') @ \mathbb{T}_D, \sigma' \wedge Q(\kappa, (\text{if } L \leq L' \text{ then } 1 \text{ else } 0) @ \mathbb{T}_D, \sigma')}{\{P\} \text{genFlows} \{Q\}}$$

For the two-point lattice, it is easy to prove that the implemented operators satisfy these specifications; Section 11 describes an analogous result for a lattice of sets of principals.

Going a bit further towards bridging the gap between the symbolic rule and concrete machines, we prove specifications for the generation of label expressions

$$\frac{\begin{array}{l} (L_{pc}, L_1, L_2, L_3) \vdash LE \downarrow L \\ \kappa_0 = \boxed{op \mid \text{Tag}(L_{pc}) \mid \text{Tag}(L_1) \mid \text{Tag}(L_2) \mid \text{Tag}(L_3) \mid _ \mid _} \\ P(\kappa, \sigma) := \kappa = \kappa_0 \wedge Q(\kappa, (\text{Tag}(L) @ \mathbb{T}_D, \sigma)) \end{array}}{\{P\} \text{genELab } LE \{Q\}}$$

and for the code generated to implement the application of a symbolic IFC symbolic rule. For instance, the case where the instruction is allowed is described by the following specification (the integer 1 pushed on the output stack encodes the fact that the rule is allowed):

$$\frac{\begin{array}{l} \text{Rule}_{\mathcal{R}}(op) = \langle allow, e_{rpc}, e_r \rangle \\ \kappa_0 = \boxed{op \mid \text{Tag}(L_{pc}) \mid \text{Tag}(L_1) \mid \text{Tag}(L_2) \mid \text{Tag}(L_3) \mid _ \mid _} \\ \vdash_{\mathcal{R}} (L_{pc}, L_1, L_2, L_3) \rightsquigarrow_{op} L_{rpc}, L_r \\ P(\kappa, \sigma) := \kappa = \kappa_0 \wedge Q(\kappa, (1 @ \mathbb{T}_D, \text{Tag}(L_r) @ \mathbb{T}_D, \text{Tag}(L_{rpc}) @ \mathbb{T}_D, \sigma)) \end{array}}{\{P\} \text{genApplyRule} \langle allow, e_{rpc}, e_r \rangle \{Q\}}$$

Escaping-code Hoare triples To be able to specify the entire code of the generated fault handler, we also define a second form of triple, $\{P\} c \{Q\}_{pc}^O$, which specifies mostly self-contained, total code c that either makes *exactly one* jump outside of c or returns out of kernel mode. This non-locality is needed because the fault handler checks whether an information-flow violation is about to occur, and returns to the user-mode caller if not, or jumps to an invalid address otherwise. More precisely, if P and Q are predicates on $\kappa \times \sigma$ and O is a function from $\kappa \times \sigma$ to outcomes (the constants `Success` and `Failure`), then $\{P\} c \{Q\}_{pc}^O$ holds if, whenever the kernel instruction memory ϕ contains the sequence c starting at the current PC, the current cache and stack satisfy P , and

- if O computes `Success` then the machine runs (in kernel mode) until it returns to user code at pc , and Q is satisfied.
- if O computes `Failure` then the machine runs (in kernel mode) until it halts ($pc = -1$ in kernel mode), and Q is satisfied.

Or, in symbols,

$$\begin{aligned} \{P\} c \{Q\}_{pc}^O \triangleq & c = \phi(n), \dots, \phi(n + |c| - 1) \wedge P(\kappa, \sigma) \implies \\ & \exists \kappa' \sigma'. Q(\kappa', \sigma') \\ & \wedge (O(\kappa, \sigma) = \text{Success} \implies \phi \vdash \langle \mathbf{k} \ \kappa \ \mu \ [\sigma] \ n @ \mathbb{T}_D \rangle \rightarrow_{\mathbf{k}}^* \langle \mathbf{u} \ \kappa' \ \mu \ [\sigma'] \ pc \rangle) \\ & \wedge (O(\kappa, \sigma) = \text{Failure} \implies \phi \vdash \langle \mathbf{k} \ \kappa \ \mu \ [\sigma] \ n @ \mathbb{T}_D \rangle \rightarrow_{\mathbf{k}}^* \langle \mathbf{k} \ \kappa' \ \mu \ [\sigma'] \ -1 @ \mathbb{T}_D \rangle) \end{aligned}$$

To compose self-contained code with escaping code, we prove two composition laws for these triples, one for pre-composing with specified self-contained code and another for post-composing with arbitrary (unreachable) code:

$$\frac{\{P_1\} c_1 \{P_2\} \quad \{P_2\} c_2 \{P_3\}_{pc}^O}{\{P_1\} c_1 ++ c_2 \{P_3\}_{pc}^O} \quad \frac{\{P\} c_1 \{Q\}_{pc}^O}{\{P\} c_1 ++ c_2 \{Q\}_{pc}^O}$$

We use these new triples to specify the **Ret** and **Jump** instructions, which could not be given useful specifications using the self-contained-code triples:

$$\frac{P(\kappa, \sigma) := \exists \sigma'. Q(\kappa, \sigma') \wedge \sigma = (pc, u); \sigma' \quad O(\kappa, \sigma) := \text{Success}}{\{P\} [\text{Ret}] \{Q\}_{pc}^O} \quad \frac{P(\kappa, \sigma) := \exists \sigma'. Q(\kappa, \sigma') \wedge \sigma = (-1)_{@_}, \sigma' \quad O(\kappa, \sigma) := \text{Failure}}{\{P\} [\text{Jump}] \{Q\}_{pc}^O}$$

Everything comes together in verifying the fault handler. We use contained-code triples to specify everything except for **[Ret]**, **[Jump]**, and the final genlf, and then use the escaping-code triple composition laws to connect the non-returning part of the fault handler to the final genlf.

8 Refinement

We have two remaining verification goals. First, we want to show that the concrete machine of Section 5 (running the fault handler of Section 6 compiled from \mathcal{R}^{abs}) enjoys TINI. Proving this directly for the concrete machine would be dauntingly complex, so instead we show that the concrete machine is an implementation of the abstract machine, for which noninterference will be much easier to prove (Section 10). Second, since a trivial always-diverging machine also has TINI, we want to show that the concrete machine is a *faithful* implementation of the abstract machine that emulates all its behaviors.

We phrase these two results using the notion of *machine refinement*, which we develop in this section, and which we prove in Section 10 to be TINI preserving. In Section 9, we prove a two-way refinement (one direction for each goal), between the abstract and concrete machines, via the symbolic rule machine in both directions.

From here on we sometimes mention different machines (abstract, symbolic rule, or concrete) in the same statement (e.g., when discussing refinement), and sometimes talk about machines generically (e.g., when defining TINI for all our machines); for these purposes, it is useful to define a generic notion of machine.

Definition 8.1. A *generic machine* (or just *machine*) is a 5-tuple $M = (S, E, I, \cdot \dot{\rightarrow} \cdot, \text{Init})$, where S is a set of *states* (ranged over by s), E is a set of *events* (ranged over by e), $\cdot \dot{\rightarrow} \cdot \subseteq S \times (E + \{\tau\}) \times S$ is a step relation, and I is a set of *input data* (ranged over by i) that can be used to build *initial states* of the machine with the function $\text{Init} \in I \rightarrow S$. We call $E + \{\tau\}$ the set of *actions* of M (ranged over by α).

Conceptually, a machine’s program is included in its input data and gets “loaded” by the function Init , which also initializes the machine memory, stack, and PC. The notion of generic machine abstracts all these details, allowing uniform definitions of refinement and TINI that apply to all three of our IFC machines. To avoid stating it several times below, we stipulate that when we instantiate Definition 8.1 to any of our IFC machines, Init must produce an initial stack with no return frames.

A generic step $s_1 \xrightarrow{e} s_2$ or $s_1 \xrightarrow{\tau} s_2$ produces event e or is silent. The reflexive-transitive closure of such steps, omitting silent steps (written $s_1 \xrightarrow{t}^* s_2$) produces *traces*—i.e., lists, t , of events. It is defined inductively by

$$\frac{}{s \xrightarrow{\epsilon}^* s} \quad \frac{s_1 \xrightarrow{e} s_2 \quad s_2 \xrightarrow{t}^* s_3}{s_1 \xrightarrow{e.t}^* s_3} \quad \frac{s_1 \xrightarrow{\tau} s_2 \quad s_2 \xrightarrow{t}^* s_3}{s_1 \xrightarrow{t}^* s_3} \quad (1)$$

where we write ϵ for the empty trace and $e.t$ for conjoining e to t . When the end state of a step starting in state s is not relevant we write $s \xrightarrow{e}$, and similarly $s \xrightarrow{t}^*$ for traces.

When relating executions of two different machines through a refinement, we establish a correspondence between their traces. This relation is usually derived from an elementary relation on events, $\triangleright \subseteq E_1 \times E_2$, which is lifted to actions and traces:

Definition 8.2 (Matching). Given a relation $\triangleright \subseteq E_1 \times E_2$ between two sets of events, its lifts to actions and traces are defined:

$$\begin{aligned} \alpha_1 [\triangleright] \alpha_2 &\triangleq (\alpha_1 = \tau = \alpha_2 \vee \alpha_1 = e_1 \triangleright e_2 = \alpha_2) \\ \vec{x} [\triangleright] \vec{y} &\triangleq \text{length}(\vec{x}) = \text{length}(\vec{y}) \wedge \forall i < \text{length}(\vec{x}). x_i \triangleright y_i. \end{aligned}$$

We are now ready to define refinement.

Definition 8.3 (Refinement). Let $M_1 = (S_1, E_1, I_1, \cdot \dot{\rightarrow}_1 \cdot, \text{Init}_1)$ and $M_2 = (S_2, E_2, I_2, \cdot \dot{\rightarrow}_2 \cdot, \text{Init}_2)$ be two machines. A *refinement* of M_1 into M_2 is a pair of relations $(\triangleright_i, \triangleright_e)$, where $\triangleright_i \subseteq I_1 \times I_2$ and $\triangleright_e \subseteq E_1 \times E_2$, such that whenever $i_1 \triangleright_i i_2$ and $\text{Init}_2(i_2) \xrightarrow{t_2}^*$, there exists a trace t_1 such that $\text{Init}_1(i_1) \xrightarrow{t_1}^*$ and $t_1 [\triangleright_e] t_2$. We also say that M_2 *refines* M_1 . Graphically:

$$\begin{array}{ccc} i_1 & \text{Init}_1(i_1) \xrightarrow{t_1}^* & \text{-----} \\ \triangleright_i \Big| & & \Big| \text{-----} \\ i_2 & \text{Init}_2(i_2) \xrightarrow{t_2}^* & \text{-----} \end{array} \quad [\triangleright_e]$$

(Plain lines denote premises, dashed ones conclusions.)

In order to prove refinement, we need a variant that considers executions starting at arbitrary related states.

Definition 8.4 (Refinement via states). Let M_1, M_2 be as above. A *state refinement* of M_1 into M_2 is a pair of relations $(\triangleright_s, \triangleright_e)$, where $\triangleright_s \subseteq S_1 \times S_2$ and $\triangleright_e \subseteq E_1 \times E_2$, such that, whenever $s_1 \triangleright_s s_2$ and $s_2 \xrightarrow{t_2}^*$, there exists t_1 such that $s_1 \xrightarrow{t_1}^*$ and $t_1 [\triangleright_e] t_2$.

$$\begin{array}{ccc} s_1 & \xrightarrow{t_1}^* & \text{-----} \\ \triangleright_s \Big| & & \Big| \text{-----} \\ s_2 & \xrightarrow{t_2}^* & \text{-----} \end{array} \quad [\triangleright_e]$$

If the relation on inputs is compatible with the one on states, we can use state refinement to prove refinement.

Lemma 8.5. Suppose $i_1 \triangleright_i i_2 \Rightarrow \text{Init}_1(i_1) \triangleright_s \text{Init}_2(i_2)$, for all i_1 and i_2 . If $(\triangleright_s, \triangleright_e)$ is a state refinement then $(\triangleright_i, \triangleright_e)$ is a refinement.

Our plan to derive a refinement between the abstract and concrete machines via the symbolic rule machine requires composition of refinements.

Lemma 8.6 (Refinement Composition). Let $(\triangleright_i^{12}, \triangleright_e^{12})$ be a refinement between M_1 and M_2 , and $(\triangleright_i^{23}, \triangleright_e^{23})$ a refinement between M_2 and M_3 . The pair $(\triangleright_i^{23} \circ \triangleright_i^{12}, \triangleright_e^{23} \circ \triangleright_e^{12})$ that composes the matching relations for initial data and events on each layer is a refinement between M_1 and M_3 . This can be summarized in the following diagram:

$$\begin{array}{ccc} i_1 & \xrightarrow{t_1}^* s_1 & \text{-----} \\ \triangleright_i^{12} \Big| & & \Big| \text{-----} \\ i_2 & \xrightarrow{t_2}^* s_2 & \text{-----} \\ \triangleright_i^{23} \Big| & & \Big| \text{-----} \\ i_3 & \xrightarrow{t_3}^* s_3 & \text{-----} \end{array} \quad [\triangleright_e^{23} \circ \triangleright_e^{12}]$$

9 Refinements Between Concrete and Abstract

In this section, we show that (1) the concrete machine refines the symbolic rule machine, and (2) vice versa. Using (1) we will be able to show in Section 10 that the concrete machine is noninterfering. From (2) we know that the concrete machine faithfully implements the abstract one, exactly reflecting its execution traces.

9.1 Abstract and symbolic rule machines

The symbolic rule machine (with the rule table \mathcal{R}^{abs}) is a simple reformulation of the abstract machine. Their step relations are (extensionally) equal, and started from the same input data they emit the same traces.

Definition 9.1 (Abstract and symbolic rule machines as generic machines). For both abstract and symbolic rule machines, input data is a 4-tuple (p, args, n, L) where p is a program, args is a list of atoms (the initial stack), and n is the size of the memory, initialized with n copies of $0@L$. The initial PC is $0@L$.

Lemma 9.2. The symbolic rule machine instantiated with the rule table \mathcal{R}^{abs} refines the abstract machine through $(=, =)$.

9.2 Concrete machine refines symbolic rule machine

We prove this refinement using a fixed but arbitrary rule table, \mathcal{R} , an abstract lattice of labels, and a concrete lattice of tags. The proof uses the correctness of the fault handler (Section 7), so we assume that the fault handler of the concrete machine corresponds to the rule table of the symbolic rule machine ($\phi = \phi_{\mathcal{R}}$) and that the encoding of abstract labels as integer tags is correct.

Definition 9.3 (Concrete machine as generic machine). The input data of the concrete machine is a 4-tuple (p, args, n, T) where p is a program, args is a list of concrete atoms (the initial stack), and the initial memory is n copies of $0@T$. The initial PC is $0@T$. The machine starts in user mode, the cache is initialized with an illegal opcode so that the first instruction always faults (giving the fault handler a chance to run and install a correct rule without requiring the initialization process to invent one), and the fault handler code parameterizing the machine is installed in the initial privileged instruction memory ϕ .

The input data and events of the symbolic rule and concrete machines are of different kinds; they are matched using relations (\triangleright_i^c and \triangleright_e^c respectively) stipulating that payload values should be equal and that labels should correspond to tags modulo the function Tag of the concrete lattice.

$$\frac{\text{args}' = \text{map } (\lambda(n@L). n@\text{Tag}(L)) \text{ args}}{(p, \text{args}, n, L) \triangleright_i^c (p, \text{args}', n, \text{Tag}(L))} \quad \frac{}{n@L \triangleright_e^c n@\text{Tag}(L)}$$

Theorem 9.4. The concrete IFC machine refines the symbolic rule machine, through $(\triangleright_i^c, \triangleright_e^c)$.

We prove this theorem by a refinement via states (Lemma 9.7); this, in turn, relies on two technical lemmas (9.5 and 9.6).

We begin by defining a matching relation \triangleright_s^c between the states of the concrete and symbolic rule machines such that

1. $i_q \triangleright_i^c i_c \Rightarrow \text{Init}_q(i_q) \triangleright_s^c \text{Init}_c(i_c)$,
2. $(\triangleright_s^c, \triangleright_e^c)$ is a state refinement of the symbolic rule machine into the concrete machine.

We define \triangleright_s^c as

$$\frac{\mathcal{R} \vdash \kappa \quad \sigma_q \triangleright_\sigma \sigma_c \quad \mu_q \triangleright_m \mu_c}{\mu_q, [\sigma_q], n@L \triangleright_s^c \mathbf{u}, \kappa, \mu_c, [\sigma_c], n@\text{Tag}(L)} \quad (2)$$

where the new notations are defined as follows. The relation \triangleright_m demands that the memories be equal up to the conversion of labels to concrete tags. The relation \triangleright_σ on stacks is similar, but additionally requires that

return frames in the concrete stack have their privilege bit set to u. The basic idea is to match, in \triangleright_s^c , only concrete states that are in user mode. We also need to track an extra invariant, $\mathcal{R} \vdash \kappa$, which means that the cache κ is consistent with the table \mathcal{R} —i.e., κ never lies. More precisely, the output part of κ represents the result of applying the symbolic rule judgment of \mathcal{R} to the opcode and labels represented in the input part of κ .

$$\begin{aligned} \mathcal{R} \vdash [\kappa_i, \kappa_o] &\triangleq \forall opcode L_1 L_2 L_3 L_{pc}, \\ \kappa_i &= \boxed{opcode \mid \text{Tag}(L_{pc}) \mid \text{Tag}(L_1) \mid \text{Tag}(L_2) \mid \text{Tag}(L_3)} \Rightarrow \\ &\exists L_{rpc} L_r, \vdash_{\mathcal{R}} (L_{pc}, L_1, L_2, L_3) \rightsquigarrow_{opcode} L_{rpc}, L_r \wedge \kappa_o = (\text{Tag}(L_{rpc}), \text{Tag}(L_r)) \end{aligned}$$

To prove refinement via states, we must account for two situations. First, suppose the concrete machine can take a user step. In this case, we match that step with a single symbolic rule machine step. We write cs^π to denote a concrete state cs whose privilege bit is π .

Lemma 9.5 (Refinement, non-faulting concrete step). Let cs_1^u be a concrete state and suppose that $cs_1^u \xrightarrow{\alpha_c} cs_2^u$. Let qs_1 be a symbolic rule machine state with $qs_1 \triangleright_s^c cs_1^u$. Then there exist qs_2 and α_a such that $qs_1 \xrightarrow{\alpha_a} qs_2$, with $qs_2 \triangleright_s^c cs_2^u$, and $\alpha_a \llbracket \triangleright_e^c \rrbracket \alpha_c$. Graphically:

$$\begin{array}{ccc} qs_1 & \xrightarrow{\alpha_a} & qs_2 \\ \triangleright_s^c \Big\downarrow & & \Big\downarrow \triangleright_s^c \\ cs_1^u & \xrightarrow{\alpha_c} & cs_2^u \end{array} \quad \llbracket \triangleright_e^c \rrbracket$$

Proof. We know that $qs_1 \triangleright_s^c cs_1^u$. By definition of \triangleright_s^c in (2), qs_1 and cs_1^u are at the same opcode with the same stack and memory (up to translation between labels and tags), and $\mathcal{R} \vdash \kappa(cs_1^u)$. Thus $\kappa(cs_1^u)$ matches a line of the symbolic IFC rule table, and since the concrete machine performs a user step from cs_1^u to cs_2^u , it is a line that allows a step to be taken. We conclude that the symbolic rule machine is able to perform the step to qs_2 as required. \square

The second case is when the concrete machine faults into kernel mode and returns to user mode after some number of steps.

Lemma 9.6 (Refinement, faulting concrete step). Let cs_0^u be a concrete state, and suppose that the concrete machine does a faulting step to cs_1^k , stays in kernel mode until cs_n^k , and then exits kernel mode by stepping to cs_{n+1}^u . Let qs_0 be a state of the symbolic rule machine that matches cs_0^u . Then $qs_0 \triangleright_s^c cs_{n+1}^u$. Graphically:

$$\begin{array}{c} qs_0 \\ \triangleright_s^c \Big\downarrow \\ cs_0^u \xrightarrow{\tau} cs_1^k \xrightarrow{\tau^*} cs_n^k \xrightarrow{\tau} cs_{n+1}^u \end{array} \quad \triangleright_s^c$$

Proof. Since the concrete machine performs a faulting step from cs_0^u to cs_1^k , we know that the current cache input, $\kappa_i(cs_1^k)$, corresponds to the current instruction and the tags it manipulates (they have been put there when entering kernel mode). Now, there are two cases. If evaluating the corresponding IFC rule at the symbolic rule level succeeds, then we apply Lemma 7.1 to conclude directly. Otherwise, we apply Lemma 7.2 and derive that the fault handler ends up in a failing state in kernel mode. This contradicts our initial hypothesis saying that the concrete machine performed a sequence of steps returning to user-mode. \square

Given two matching states of the concrete and symbolic rule machines, and a concrete execution starting at that concrete state, these two lemmas can be applied repeatedly to build a matching execution of the symbolic rule machine. There is just one last case to consider, namely when the execution ends with a fault into kernel mode and never returns to user mode. However, no output is produced in this case, guaranteeing that the full trace is matched. We thus derive the following refinement via states, of which Theorem 9.4 is a corollary.

Lemma 9.7. The pair $(\triangleright_s^c, \triangleright_e^c)$ defines a refinement via states between the symbolic rule machine and the concrete machine.

9.3 Concrete machine refines abstract machine

By composing the refinement of Lemma 9.2 and the refinement of Theorem 9.4 instantiated to the concrete machine running $\phi_{\mathcal{R}^{\text{abs}}}$, we can conclude that the concrete machine refines the abstract one:

Theorem 9.8. The concrete IFC machine refines the abstract IFC machine via $(\triangleright_s^c, \triangleright_e^c)$.


9.4 Abstract machine refines concrete machine

The previous refinement, $(\triangleright_s^c, \triangleright_e^c)$, would also hold if the fault handler never returned when called. So, to ensure the concrete machine reflects the behaviors of the abstract machine, we next prove an inverse refinement:

Theorem 9.9. The abstract IFC machine refines the concrete IFC machine via $(\triangleright_i^{-c}, \triangleright_e^{-c})$, where \triangleright_i^{-c} and \triangleright_e^{-c} are the relational inverses of \triangleright_i^c and \triangleright_e^c .

This guarantees that traces of the abstract machine are also emitted by the concrete machine. As above we use the symbolic rule machine as an intermediate step and show a state refinement of the concrete into the symbolic rule machine. We rely on the following lemma.

Lemma 9.10 (Forward refinement). Let qs_0 and cs_0 be two states with $cs_0 \triangleright_s^{-c} qs_0$. Suppose that the symbolic rule machine takes a step $qs_0 \xrightarrow{\alpha_a} qs_1$. Then there exist concrete state cs_1 and action α_c such that $cs_0 \xrightarrow{\alpha_c}^* cs_1$, with $cs_1 \triangleright_s^{-c} qs_1$ and $\alpha_c \in [\triangleright_e^{-c}] \alpha_a$.



where \triangleright_s^{-c} and \triangleright_e^{-c} denote the inverses of \triangleright_s^c and \triangleright_e^c , respectively.

Proof. Because $cs_0 \triangleright_s^{-c} qs_0$, the cache is consistent with the symbolic rule table \mathcal{R} . If the cache input matches the opcode and data of cs_0 , then (because $qs_0 \xrightarrow{\alpha_a} qs_1$) the cache output must allow a step $cs_0 \xrightarrow{\alpha_c} cs_1$ as required. On the other hand, if the cache input does not match the opcode and data of cs_0 , then a cache fault occurs, loading the cache input and calling the fault handler. By Lemma 7.1 and the fact that $qs_0 \xrightarrow{\alpha_a} qs_1$, the cache output is computed to be consistent with \mathcal{R} , and this allows the concrete step as claimed. \square

9.5 Discussion

The two top-level refinement properties (Theorem 9.4 and Theorem 9.9) share the same notion of matching relations but they have been proved independently in our Coq development. In the context of compiler verification [57, 81], another proof methodology has been favored: a backward simulation proof can be obtained from a proof of forward simulation under the assumption that the lower-level machine is deterministic. (CompCertTSO [81] also requires a *receptiveness* hypothesis that trivially holds in our context.) Since our concrete machine is deterministic, we could apply a similar technique. However, unlike in compiler verification where it is common to assume that the source program has a well-defined semantics (i.e. it does not get stuck), we would have to consider the possibility that the high-level semantics (the symbolic rule machine) might block and prove that in this case either the IFC enforcement judgment is stuck (and Lemma 9.6 applies) or the current symbolic rule machine state and matching concrete state are both ill-formed.

10 Noninterference

In this section we define TINI [2, 43] for generic machines (recall Definition 8.1), and present a set of *unwinding conditions* [37] sufficient to guarantee TINI for a generic machine (Theorem 10.3); we show that the abstract machine of Section 3 satisfies these unwinding conditions and thus satisfies TINI (Theorem 10.5), that TINI is preserved by refinement (Theorem 10.6), and finally, using the fact that the concrete IFC machine refines the abstract one (Theorem 9.4), that the concrete machine satisfies TINI (Theorem 10.8).

Termination-insensitive noninterference (TINI) To define noninterference, we need to talk about what can be observed about the output trace produced by a run of a machine.

Definition 10.1 (Observation). A *notion of observation* for a generic machine is a 3-tuple $(\Omega, [\cdot]_\cdot, \approx^i \cdot)$. Ω is a set of *observers* (i.e., different degrees of power to observe), ranged over by o . For each $o \in \Omega$, $[\cdot]_o \subseteq E$ is a predicate of *observability of events for observer o* , and $\approx_o^i \cdot \subseteq I \times I$ is a relation of *indistinguishability of input data for observer o* .

The predicate $[e]_o$ is used to filter unobservable events from traces (written $[t]_o$):

$$[e]_o = \epsilon$$

$$[e.t]_o = \begin{cases} e.[t]_o & \text{if } [e]_o \\ [t]_o & \text{otherwise} \end{cases}$$

Also a notion of *indistinguishability of traces* (written $t_1 \approx^t t_2$) is defined inductively:

$$\frac{}{\epsilon \approx^t t} \quad \frac{}{t \approx^t \epsilon} \quad \frac{t_1 \approx^t t_2}{e.t_1 \approx^t e.t_2} \quad (3)$$

This definition truncates the longer trace to the same length as the shorter and then demands that the remaining elements be pairwise identical.

Definition 10.2 (TINI). A machine $(S, E, I, \cdot \dot{\rightarrow} \cdot, \text{Init})$ with a notion of observation $(\Omega, [\cdot]_\cdot, \approx^i \cdot)$ satisfies TINI if, for any observer $o \in \Omega$, pair of indistinguishable initial data $i_1 \approx_o^i i_2$, and pair of executions $\text{Init}(i_1) \xrightarrow{t_1}^*$ and $\text{Init}(i_2) \xrightarrow{t_2}^*$, we have $[t_1]_o \approx^t [t_2]_o$.

Notice that the input data for our machines includes the program to be executed; hence, we can apply the definition above to the execution of different programs. The reason for calling this notion “termination insensitive” is that, because of truncated traces in (3), we only model the case where we distinguish two runs of the same program by observing two distinguishable events that occur on the same position. Hence, this definition does not attempt to protect against attackers that try to learn a secret by seeing whether a program terminates or not: our observers cannot distinguish between successful termination, failure with an error, or entering an infinite loop with no observable output. This TINI property is standard for a machine with output [2, 43].⁴

Unwinding conditions Having defined TINI for generic notions of machine and observation, we now explain a sufficient set of conditions for such a machine to have the TINI property and sketch a proof of TINI from these conditions. The proof technique is standard [37].

A silent action cannot be observed, so we extend the given predicate $[e]_o$ to actions by stating that $[\tau]_o$ never holds. From this we inductively define a notion of *indistinguishability of actions to observer o* (written $\alpha_1 \approx_o^a \alpha_2$):

$$\frac{}{\alpha \approx_o^a \alpha} \quad \frac{\neg[\alpha_1]_o \quad \neg[\alpha_2]_o}{\alpha_1 \approx_o^a \alpha_2} \quad (4)$$

Two actions are indistinguishable to o if either they are equal, or if neither can be observed by o .

⁴It is called “progress-insensitive noninterference” in a recent survey [43]. We have stated it for inductively defined executions and traces (1), which is all we need in this paper, but it can easily be lifted to coinductive executions and traces: not only successfully terminating and finitely failing executions, but also infinite executions. This holds because TINI is a 2-safety hyperproperty [22]; a formal proof of this can be found in our Coq development.

Theorem 10.3. A machine $(S, E, I, \cdot \dot{\rightarrow} \cdot, Init)$ with notion of observation $(\Omega, [\cdot]_o, \cdot \approx_o^i \cdot)$ satisfies TINI if, for each $o \in \Omega$, there exist two relations, *indistinguishability of states to observer o* (written $s_1 \approx_o^s s_2$) and *observability of states to observer o* (written $[s]_o$), satisfying four *sanity conditions*

$$i_1 \approx_o^i i_2 \implies Init(i_1) \approx_o^s Init(i_2) \quad (5)$$

$$s_1 \approx_o^s s_2 \implies s_2 \approx_o^s s_1 \quad (6)$$

$$s_1 \approx_o^s s_2 \implies ([s_1]_o \Leftrightarrow [s_2]_o) \quad (7)$$

$$([\alpha]_o \wedge s \xrightarrow{\alpha}) \implies [s]_o \quad (8)$$

and three *unwinding conditions*, assuming $s_1 \approx_o^s s_2$ and $s_1 \xrightarrow{\alpha_1} s'_1$:

$$([s_1]_o \wedge s_2 \xrightarrow{\alpha_2} s'_2) \implies (\alpha_1 \approx_o^a \alpha_2 \wedge s'_1 \approx_o^s s'_2) \quad (9)$$

$$(\neg [s_1]_o \wedge \neg [s'_1]_o) \implies s'_1 \approx_o^s s_2 \quad (10)$$

$$(\neg [s_1]_o \wedge [s'_1]_o \wedge [s'_2]_o \wedge s_2 \xrightarrow{\alpha_2} s'_2) \implies s'_1 \approx_o^s s'_2 \quad (11)$$

We outline the proof, which motivates each of the sanity and unwinding conditions. To prove TINI we must consider pairs of traces of machine evaluations starting from initial states $Init(i_1)$ and $Init(i_2)$ and show that, after filtering for observability, these pairs of traces are indistinguishable. For the proof, we also maintain the invariant that the pairs of states reached by the two evaluations are indistinguishable. We are given that $i_1 \approx_o^i i_2$, so by (5) the initial states are indistinguishable, as are the traces emitted so far (namely ϵ).

Now suppose the two evaluations have arrived at two indistinguishable states, $s_1 \approx_o^s s_2$, and that the filtered traces emitted so far are indistinguishable. If s_1 can take a step, $s_1 \xrightarrow{\alpha_1} s'_1$, what is possible for steps from s_2 ? (We may assume that $s_2 \xrightarrow{\alpha_2} s'_2$: if no step is possible from s_2 then we are already done because (3), used in the definition of TINI, truncates the trace from s_1 at this point.) Proceed by cases on observability of s_1 .

Condition (9) says that, if $[s_1]_o$, then the new states, s'_1 and s'_2 , and the emitted traces remain indistinguishable.

On the other hand, suppose $\neg [s_1]_o$; proceed by cases on observability of s'_1 . (10) says that, if $\neg [s'_1]_o$, then $s'_1 \approx_o^s s_2$; and by (8), since s_1 is unobservable, α_1 must be unobservable, so the filtered emitted traces remain indistinguishable.

Finally, the case where $\neg [s_1]_o$ and $[s'_1]_o$. Then $\neg [s_2]_o$ (by (7)), and α_1 and α_2 are both unobservable by (8). Consider cases on observability of s'_2 . The filtered traces emitted up to s'_1 and s'_2 are indistinguishable, and if $[s'_2]_o$ we are done by (11). If $\neg [s'_2]_o$, we are in a case symmetric to the paragraph above; by (6) and (10) we have $s_1 \approx_o^s s'_2$, and again the filtered traces emitted up to these points are indistinguishable. \square

TINI for abstract IFC machine We now instantiate Theorem 10.3 with the abstract machine defined in Section 3, showing it satisfies TINI for the following notion of observation:

Definition 10.4 (Observation for abstract machine). Let \mathcal{L} be a lattice, with partial order \leq . For the abstract machine, events $n @ L$ are atoms; we define indistinguishability of atoms, $a_1 \approx_o^{aa} a_2$, as in (4) above. The notion of observation for the abstract machine is $(\mathcal{L}, [\cdot]_o^a, \cdot \approx_o^{ia} \cdot)$, where

$$\begin{aligned} [n @ L]_o^a &\triangleq L \leq o \\ (p, args_1, n, L) \approx_o^{ia} (p, args_2, n, L) &\triangleq args_1 [\approx_o^{aa}] args_2. \end{aligned}$$

(On the right-hand side of the second equation, $[\approx_o^{aa}]$ is indistinguishability of atoms, lifted to lists as in Definition 8.2.)

To instantiate Theorem 10.3 we must exhibit relations of observability and indistinguishability on states. We outline these definitions and the proofs of the sanity and unwinding conditions here.

A state $s = \langle \mu [\sigma] pc \rangle$ of the abstract machine is observable by observer $o \in \mathcal{L}$, written $\lfloor s \rfloor_o$, whenever $pc = n @ L_{pc}$ is itself observable, i.e., $L_{pc} \leq o$.

Indistinguishability of states is defined by two clauses: the first for observable states (left), and the other for non-observable ones (right).

$$\frac{\sigma_1 [\approx_o^{aa}] \sigma_2 \quad \mu_1 [\approx_o^{aa}] \mu_2 \quad \lfloor pc \rfloor_o}{\mu_1 [\sigma_1] pc \approx_o^{sa} \mu_2 [\sigma_2] pc} \quad \frac{\neg \lfloor pc_1 \rfloor_o \quad \neg \lfloor pc_2 \rfloor_o \quad \sigma_1 \sim_o^a \sigma_2 \quad \mu_1 [\approx_o^{aa}] \mu_2}{\mu_1 [\sigma_1] pc_1 \approx_o^{sa} \mu_2 [\sigma_2] pc_2}$$

Here we abuse the notation of lifting, $[\approx_o^{aa}]$, using it for memories and stacks (two stack elements are indistinguishable if they are indistinguishable atoms, or are both return stack frames, with indistinguishable return addresses).

Let's have a more detailed look at the definition of state indistinguishability. For observable states, we simply require that all the state components be indistinguishable. For non-observable ones, however, we must make the relation more permissive. Indeed, the abstract IFC machine steps from an observable state to a non-observable state when, e.g., branching on the value of a secret. When that happens, the tight correspondence on states no longer holds. Depending on the value of a secret, the machine could, e.g., jump to different instruction addresses, put different numbers of values on its stack, perform more or fewer function calls, etc. Because of that, we must allow states with different pc values to be related, and adopt a weaker indistinguishability relation on stacks. This new relation, noted \sim_o^a , only is used when relating unobservable states, and intuitively says that the stacks of such states only need to be related up to the most recent return frame to an observable one. Formally, $\sigma_1 \sim_o^a \sigma_2$ is defined as $\lfloor \sigma_1 \rfloor_o [\approx_o^{aa}] \lfloor \sigma_2 \rfloor_o$, where:

$$\begin{aligned} \lfloor [] \rfloor_o &\triangleq [] \\ \lfloor n @ L, \sigma \rfloor_o &\triangleq \lfloor \sigma \rfloor_o \\ \lfloor n @ L; \sigma \rfloor_o &\triangleq \begin{cases} n @ L; \sigma & \text{if } L \leq o \\ \lfloor \sigma \rfloor_o & \text{otherwise} \end{cases} \end{aligned}$$

In this way we relax the correspondence between call stacks of two machines, while at the same time keeping the invariant that holds on the “observable” part of the stacks, which we will need when proving Equation 11 for the abstract machine.

Theorem 10.5. The relations $\lfloor \cdot \rfloor_o^a$ and $\cdot \approx^{sa} \cdot$ satisfy the sanity and unwinding conditions of Theorem 10.3; thus, the abstract IFC machine has TINI.

Proof. Most sanity conditions are easy consequences of the definitions, and do not require detailed explanation. We give an overview of the most interesting aspects of the proof; a more detailed account can be found in the formal development.

The **Output** instruction plays an important role for condition (8) and for the first conclusion of (9). Crucially, since that instruction joins the label of the current pc to the output atom, an unobservable state necessarily produces an unobservable action. Further, when two low states are indistinguishable and step (i.e., when they satisfy the preconditions of (9)), the atoms on top of the stack must be indistinguishable, leading to indistinguishable output actions.

As for the second conclusion of (9), since indistinguishable low states have equal pc values, they execute the same instructions. Thus, showing that the states remain indistinguishable after stepping is just a matter of reasoning about the values that are used by each instruction on both states. These values must be indistinguishable, and it is easy to show that storing them at the same locations in indistinguishable stacks and memories leads to stacks and memories that are still indistinguishable.

Most of the cases of condition (10)—stepping from an unobservable state to another unobservable state—are trivial, since they only manipulate values or unobservable return frames on top of the stack (which by construction are irrelevant when checking whether the corresponding stacks are indistinguishable). The only exception is the **Store** instruction, which also modifies the memory. Since the label on the pc is assumed to be above the level of the observer, the side condition of that instruction ensures that the same holds of the memory position being updated. This ensures that both memories remain indistinguishable, since the other positions are not affected.

Finally, the precondition of (11) (stepping from unobservable to observable states) only applies when both states execute matching `Ret` instructions. Since we assume that the resulting states are both observable, we conclude that the top of the original stacks contained the same observable return frame. The definition of indistinguishability says that the portions of the stacks below that frame are indistinguishable. Since those are exactly the values of the new stacks, and the returning `pc` is the same on both states, we conclude that the resulting observable states are indistinguishable. \square

TINI preserved by refinement

Theorem 10.6 (TINI preservation). Suppose that the generic machine M_2 refines M_1 by refinement $(\triangleright_i, \triangleright_e)$ and that each machine is equipped with a notion of observation. Suppose that, for all observers o_2 of M_2 , there exists an observer o_1 of M_1 such that the following compatibility conditions hold :

1. for all $e_1 \in E_1$ and $e_2 \in E_2$, $e_1 \triangleright_e e_2 \Rightarrow ([e_1]_{o_1} \Leftrightarrow [e_2]_{o_2})$
2. for all $i_2, i'_2 \in I_2$, $i_2 \approx_{o_2}^i i'_2 \Rightarrow \exists i_1, i'_1 \in I_1. i_1 \approx_{o_1}^i i'_1 \wedge i_1 \triangleright_i i_2 \wedge i'_1 \triangleright_i i'_2$
3. for all $e_1, e'_1 \in E_1$, and all $e_2, e'_2 \in E_2$, $(e_1 \approx_{o_1}^a e'_1 \wedge e_1 \triangleright_e e_2 \wedge e'_1 \triangleright_e e'_2) \Rightarrow e_2 \approx_{o_2}^a e'_2$

Then, if M_1 has TINI, M_2 also has TINI.

Proof. We include a brief proof sketch to convey the meaning of the theorem and the role of the compatibility conditions; intuitively, they say that o_1 does not have more observation power than o_2 . Suppose that o_2 observes two traces t_2 and t'_2 , starting from initial states i_2 and i'_2 . We want to show that both traces are indistinguishable whenever the initial states are. By condition 2, we can find related initial states i_1 and i'_1 of M_1 that are indistinguishable. Since M_2 refines M_1 , we know that these initial states produce traces t_1 and t'_1 that match t_2 and t'_2 ; furthermore, since M_1 has TINI, t_1 and t'_1 are indistinguishable. By condition 1, filtering related traces results in related traces; that is, $[t_1]_{o_1} [\triangleright_e] [t_2]_{o_2}$, and similarly for the other two traces. This implies, thanks to condition 3, that we can use the indistinguishability of $[t_1]_{o_1}$ and $[t'_1]_{o_1}$ to argue that $[t_2]_{o_2}$ and $[t'_2]_{o_2}$ are also indistinguishable, by a simple induction on the traces. \square

Some formulations of noninterference are subject to the *refinement paradox* [48], in which refinements of a noninterferent system may violate noninterference. We avoid this issue by employing a strong notion of noninterference that restricts the amount of non-determinism in the system and is thus preserved by *any* refinement (Theorem 10.6).⁵ Since our abstract machine is deterministic, it is easy to show this strong notion of noninterference for it. In Section 13 we discuss a possible technique for generalizing to the concurrent setting while preserving a high degree of determinism.

TINI for concrete machine with IFC fault handler It remains to define a notion of observation on the concrete machine, instantiating the definition of TINI for this machine. This definition refers to a concrete lattice CL , which must be a correct encoding of an abstract lattice \mathcal{L} : the lattice operators `genBot`, `genJoin`, and `genFlows` must satisfy the specifications in Section 7.

Definition 10.7 (Observation for the concrete machine). Let \mathcal{L} be an abstract lattice, and CL be correct with respect to \mathcal{L} . The observation for the concrete machine is $(\mathcal{L}, [\cdot]_o^c, \approx_o^{ic} \cdot)$, where

$$[n@T]_o^c \triangleq \text{Lab}(T) \leq o,$$

$$(p, \text{args}'_1, n, T) \approx_o^{ic} (p, \text{args}'_2, n, T) \triangleq \text{args}_1 [\approx_o^{aa}] \text{args}_2,$$

and $\text{args}'_i = \text{map}(\lambda(n@L). n@T\text{ag}(L)) \text{args}_i$.

Finally, we prove that the backward refinement proved in Section 9 (Theorem 9.8) satisfies the compatibility constraints of Theorem 10.6, so we derive the main result:

Theorem 10.8. The concrete IFC machine running the fault handler $\phi_{\mathcal{R}^{\text{abs}}}$ satisfies TINI.

$instr$	$::=$	extensions to instruction set
		...
		Alloc allocate a new frame
		SizeOf fetch frame size
		Eq value equality
		SysCall id system call
		GetOff extract pointer offset
		Pack atom from payload and tag
		Unpack atom into payload and tag
		PushCachePtr push cache address on stack
		Dup n duplicate atom on stack
		Swap n swap two data atoms on stack

Figure 11: Additional instructions for extensions

$$\begin{array}{c}
\frac{\iota(n) = \text{Alloc} \quad \text{alloc } k (L \vee L_{pc}) a \mu = (id, \mu')}{\begin{array}{c} \mu \quad [(\text{Int } k) @ L, a, \sigma] \quad n @ L_{pc} \quad \xrightarrow{\tau} \\ \mu' \quad [(\text{Ptr } (id, 0)) @ L, \sigma] \quad (n+1) @ L_{pc} \end{array}} \\
\frac{\iota(n) = \text{SizeOf} \quad \text{length}(\mu(id)) = k}{\mu \quad [(\text{Ptr } (id, o)) @ L, \sigma] \quad n @ L_{pc} \quad \xrightarrow{\tau} \quad \mu \quad [(\text{Int } k) @ L, \sigma] \quad (n+1) @ L_{pc}} \\
\frac{\iota(n) = \text{GetOff}}{\mu \quad [(\text{Ptr } (id, o)) @ L, \sigma] \quad n @ L_{pc} \quad \xrightarrow{\tau} \quad \mu \quad [(\text{Int } o) @ L, \sigma] \quad (n+1) @ L_{pc}} \\
\frac{\iota(n) = \text{Eq}}{\begin{array}{c} \mu \quad [v_1 @ L_1, v_2 @ L_2, \sigma] \quad n @ L_{pc} \quad \xrightarrow{\tau} \\ \mu \quad [(\text{Int } (v_1 == v_2)) @ (L_1 \vee L_2), \sigma] \quad (n+1) @ L_{pc} \end{array}} \\
\frac{\begin{array}{c} \iota(n) = \text{SysCall } id \quad T(id) = (k, f) \\ f(\sigma_1) = v @ L \quad \text{length}(\sigma_1) = k \end{array}}{\mu \quad [\sigma_1 ++ \sigma_2] \quad n @ L_{pc} \quad \xrightarrow{\tau} \quad \mu \quad [v @ L, \sigma_2] \quad (n+1) @ L_{pc}}
\end{array}$$

Figure 12: Semantics of selected new abstract machine instructions

$$\begin{array}{c}
\iota(n) = \text{Alloc} \quad \text{alloc } k \text{ u } a \mu = (id, \mu') \\
\mu(\text{cache}) = \boxed{\text{alloc} \mid T_{pc} \mid T_1 \mid T_D \mid T_D \mid T_{rpc} \mid T_r} \\
\hline
\text{u } \mu \ [(\text{Int } k)@T_1, a, \sigma] \quad n@T_{pc} \xrightarrow{\tau} \\
\text{u } \mu' \ [(\text{Ptr } (id, 0))@T_r, \sigma] \ (n+1)@T_{rpc} \\
\hline
\phi(n) = \text{Alloc} \quad \text{alloc } k \text{ k } a \mu = (id, \mu') \\
\hline
\text{k } \mu \ [(\text{Int } k)@_, a, \sigma] \quad n@_ \xrightarrow{\tau} \\
\text{k } \mu' \ [(\text{Ptr } (id, 0))@T_D, \sigma] \ (n+1)@T_D \\
\hline
\phi(n) = \text{PushCachePtr} \\
\hline
\text{k } \mu \ [\sigma] \ n@_ \xrightarrow{\tau} \text{k } \mu \ [(\text{Ptr } (\text{cache}, 0))@T_D, \sigma] \ (n+1)@T_D \\
\hline
\phi(n) = \text{Unpack} \\
\hline
\text{k } \mu \ [v_1@v_2, \sigma] \ n@_ \xrightarrow{\tau} \text{k } \mu \ [v_2@T_D, v_1@T_D, \sigma] \ (n+1)@T_D \\
\hline
\phi(n) = \text{Pack} \\
\hline
\text{k } \mu \ [v_2@_, v_1@_, \sigma] \ n@_ \xrightarrow{\tau} \text{k } \mu \ [v_1@v_2, \sigma] \ (n+1)@T_D \\
\hline
\iota(n) = \text{SysCall } id \quad T(id) = (k, n') \quad \text{length}(\sigma_1) = k \\
\hline
\text{u } \mu \ [\sigma_1++\sigma_2] \ n@T \xrightarrow{\tau} \text{k } \mu \ [\sigma_1++(n+1@T, \text{u}); \sigma_2] \ n'@T_D
\end{array}$$

Figure 13: Semantics of selected new concrete machine instructions

11 An Extended System

Thus far we have presented our methodology in the context of a simple machine architecture and IFC discipline. We now show how it can be scaled up to a significantly more sophisticated setting, where the basic machine is extended with a *frame-based* memory model supporting *dynamic allocation* and a *system call* mechanism for adding special-purpose primitives. Building on these features, we define an abstract IFC machine that uses *sets of principals* as its labels and a corresponding concrete machine implementation where tags are pointers to dynamically allocated representations of these sets. While still much less complex than the real SAFE system, this extended model serves as good evidence of the robustness our approach, and how it might apply to more realistic designs: The new features were added by incrementally adapting the Coq formalization of the basic system, without requiring any major changes to the initial proof architecture.

Figure 11 shows the new instructions supported by the extended model. Instruction `PushCachePtr`, `Unpack`, and `Pack` are used only by the concrete machine, for the compiled fault handler (hence they only have a kernel-mode stepping rule; they simply get stuck if executed outside kernel mode, or on an abstract machine). We also add two stack-manipulation instructions, `Dup` and `Swap`, to make programming the kernel routines more convenient. It remains true that any program for the abstract machine makes sense to run on the abstract rule machine and the concrete machine. For brevity, we detail stepping rules only for the extended abstract IFC rule machine (Figure 12) and concrete machine (Figure 13); corresponding extensions to the symbolic IFC rule machine are straightforward (we also omit rules for `Dup` and `Swap`). Individual rules are explained below.

11.1 Dynamic memory allocation

High-level programming languages usually assume a structured memory model, in which independently allocated *frames* are disjoint by construction and programs cannot depend on the relative placement of frames in memory. The SAFE hardware enforces this abstraction by attaching explicit runtime types to all values, distinguishing pointers from other data. Only data marked as pointers can be used to access memory. To obtain a pointer, one must either call the (privileged) memory manager to allocate a fresh *frame* or else offset an existing pointer. In particular, it is not possible to “forge” a pointer from an integer. Each pointer

⁵The recent noninterference proof for the seL4 microkernel [65, 66] works similarly (see Section 12).

also carries information about its base and bounds, and the hardware prevents it from being used to access memory outside of its frame.

Frame-based memory model In our extended system, we model the user-level view of SAFE’s memory system by adding a frame-structured memory (similar to [58]), distinguished pointers (so *values*, the payload field of atoms and the tag field of concrete atoms, can now either be an integer ($\text{Int } n$) or a pointer ($\text{Ptr } p$)), and an allocation instruction to our basic machines. We do this (nearly) uniformly at all levels of abstraction.⁶ A *pointer* is a pair $p = (id, o)$ of a frame identifier id and an offset o into that frame. In the machine state, the data memory μ is a partial function from pointers to individual storage cells that is undefined on out-of-frame pointers. By abuse of notation, μ is also a partial function from frame identifiers to frames, which are just lists of atoms.

The most important new rule of the extended abstract machine is Alloc (Figure 12). In this machine there is a separate memory region (assumed infinite) corresponding to each label. The auxiliary function `alloc` in the rule for Alloc takes a size k , the label (region) at which to allocate, and a default atom a ; it extends μ with a fresh frame of size k , initializing its contents to a . It returns the id of the new frame and the extended memory μ' .

IFC and memory allocation We require that the frame identifiers produced by allocation at one label not be affected by allocations at other labels; e.g., `alloc` might allocate sequentially in each region. Thus, indistinguishability of low atoms is just syntactic equality, preserving Definition 10.4 from the simple abstract machine, which is convenient for proving noninterference, as we explain below. We allow a program to observe frame sizes using a new `SizeOf` instruction, which requires tainting the result of Alloc with L , the label of the size argument. There are also new instructions `Eq`, for comparing two values (including pointers) for equality, and `GetOff`, for extracting the offset field of a pointer into an integer. However, frame ids are intuitively *abstract*: the concrete representation of frame ids is not accessible, and pointers cannot be forged or output. The extended concrete machine stepping rules for these new instructions are analogous to the abstract machine rules, with the important exception of Alloc, which is discussed below.

A few small modifications to existing instructions in the basic machine (Figure 2) are needed to handle pointers properly. In particular: (i) `Load` and `Store` require pointer arguments and get stuck if the pointer’s offset is out of range for its frame. (ii) `Add` takes either two integers or an integer and a pointer, where $\text{Int } n + \text{Int } m = \text{Int } (n+m)$ and $\text{Ptr } (id, o_1) + \text{Int } o_2 = \text{Ptr } (id, o_1+o_2)$. (iii) `Output` works only on integers, not pointers. Analogous modifications are needed in the concrete machine semantic rules.

Concrete allocator The extended concrete machine’s semantics for Alloc differ from those of the abstract machine in one key respect. Using one region per tag would not be a realistic strategy for a concrete implementation; e.g., the number of different tags might be extremely large. Instead, we use a single region for all user-mode allocations at the concrete level. We also collapse the separate user and kernel memories from the basic concrete machine into a single memory. Since we still want to be able to distinguish user and kernel frames, we mark each frame with a privilege mode (i.e., we use two allocation regions). Figure 13 shows the corresponding concrete stepping rule for Alloc for two cases: non-faulting user mode and kernel mode. The rule `cache` is now just a distinguished kernel frame *cache*; to access it, the fault handler uses the (privileged) `PushCachePtr` instruction. The concrete `Load` and `Store` rules are modified to prevent dereferencing kernel pointers in user mode. These checks are only needed if we want to allow user-level code to manipulate kernel pointers directly while protecting the data structures they point to. For instance, we could allow certain operations on pointers representing labels, such as taking the join of two labels, while preserving noninterference. If kernel pointers cannot be “leaked” into user data (as in subsection 11.3), these checks can be safely omitted, since user-level code won’t be able to tamper with kernel data.

Proof by refinement As before, we prove noninterference for the concrete machine by combining a proof of noninterference of the abstract machine with a two-stage proof that the concrete machine refines the abstract machine. By using this approach we avoid some well-known difficulties in proving noninterference

⁶It would be interesting to describe an *implementation* of the memory manager in a still-lower-level concrete machine with no built-in Alloc instruction, but we leave this as future work.

directly for the concrete machine. In particular, when frames allocated in low and high contexts share the same region, allocations in high contexts can cause variations in the precise pointer values returned for allocations in low contexts, and these variations must be taken into account when defining the indistinguishability relation. For example, Banerjee and Naumann [11] prove noninterference by parameterizing their indistinguishability relation with a partial bijection that keeps track of indistinguishable memory addresses. Our approach, by contrast, defines pointer indistinguishability only at the abstract level, where indistinguishable low pointers are identical. This proof strategy still requires relating memory addresses when showing refinement, but this relation does not appear in the noninterference proof at the abstract level. The refinement proof itself uses a simplified form of *memory injections* [58]. The differences in the memory region structure of both machines are significant, but invisible to programs, since no information about frame ids is revealed to programs beyond what can be obtained by comparing pointers for equality. This restriction allows the refinement proof to go through straightforwardly.

11.2 System calls

To support the implementation of policy-specific primitives on top of the concrete machine, we provide a new *system call* instruction. The `SysCall id` instruction is parameterized by a system call identifier. The step relation of each machine is now parameterized by a table T that maps system call identifiers to their implementations.

In the abstract and symbolic rule machines, a system call implementation is an arbitrary Coq function that removes a list of atoms from the top of the stack and either puts a result on top of the stack or fails, halting the machine. The system call implementation is responsible for computing the label of the result and performing any checks that are needed to ensure noninterference.

In the concrete machine, system calls are implemented by kernel routines and the call table contains the entry points of these routines in the kernel instruction memory. Executing a system call involves inserting the return address on the stack (underneath the call arguments) and jumping to the corresponding entry point. The kernel code terminates either by returning a result to the user program or by halting the machine.

This feature has no major impact on the proofs of noninterference and refinement. For noninterference, we must show that all the abstract system calls preserve indistinguishability of abstract machine states; for refinement, we show that each concrete system call correctly implements the abstract one using the machinery of Section 7.

11.3 Labeling with sets of principals

The full SAFE machine supports dynamic creation of security principals. In the extended model, we make a first step toward dynamic principal creation by taking principals to be integers and instantiating the (parametric) lattice of labels with the lattice of finite sets of integers. This lattice is statically known, but models dynamic creation by supporting unbounded labels and having no top element. In this lattice, \perp is \emptyset , \vee is \cup , and \leq is \subseteq . We enrich our IFC model by adding a new *classification* primitive `joinP` that adds a principal to an atom's label, encoded using the system call mechanism described above. The operation of `joinP` is given by the following derived rule, which is an instance of the `SysCall` rule from Figure 12.

$$\frac{\iota(n) = \text{SysCall joinP}}{\mu [v @ L_1, (\text{Int } m) @ L_2, \sigma] \ n @ L_{pc} \xrightarrow{\tau} \mu [v @ (L_1 \vee L_2 \vee \{m\}), \sigma] \ (n+1) @ L_{pc}}$$

At the concrete level, a tag is now a pointer to an array of principals (integers) stored in kernel memory. To keep the fault handler code simple, we do not maintain canonical representations of sets: one set may be represented by different arrays, and a given array may have duplicate elements. (As a consequence, the mapping from abstract labels to tags is no longer a function; we return to this point below.) Since the fault handler generator in the basic system is parametric in the underlying lattice, it doesn't require any modification. All we must do is provide concrete implementations for the appropriate lattice operations: `genJoin` just allocates a fresh array and concatenates both argument arrays into it; `genFlows` checks for array inclusion by iterating through one array and testing whether each element appears in the other; and `genBot` allocates a new empty array. Finally, we provide kernel code to implement `joinP`, which requires two new

privileged instructions, Pack and Unpack (Figure 13), to manipulate the payload and tag fields of atoms; otherwise, the implementation is similar to that of genJoin.

A more realistic system would keep canonical representations of sets and avoid unnecessary allocation in order to improve its memory footprint and tag cache usage. But even with the present simplistic approach, both the code for the lattice operations and their proofs of correctness are significantly more elaborate than for the trivial two-point lattice. In particular, we need an additional code generator to build counted loops, e.g., for computing the join of two tags.

$$\text{genFor } c = [\text{Dup}] ++ \text{genIf } (\text{genLoop}(c ++ [\text{Push } (-1), \text{Add}])) [] \\ \text{where genLoop } c = c ++ [\text{Dup}, \text{Bnz } (-(\text{length } c + 1))]$$

Here, c is a code sequence representing the loop body, which is expected to preserve an index value on top of the stack; the generator builds code to execute that body repeatedly, decrementing the index each time until it reaches 0. The corresponding specification is

$$\begin{array}{l} P_n(\kappa, \sigma) := \exists T \sigma'. \sigma = n @ T, \sigma' \wedge \text{Inv}(\kappa, \sigma) \\ Q_n(\kappa, \sigma) := \exists T \sigma'. \sigma = n @ T, \sigma' \wedge \forall T'. \text{Inv}(\kappa, ((n - 1) @ T', \sigma')) \\ \forall n. 0 < n \implies \{P_n\} c \{Q_n\} \\ P(\kappa, \sigma) := \exists n T \sigma'. 0 \leq n \wedge \sigma = n @ T, \sigma' \wedge \text{Inv}(\kappa, \sigma) \\ Q(\kappa, \sigma) := \exists T \sigma'. \sigma = 0 @ T, \sigma' \wedge \text{Inv}(\kappa, \sigma) \\ \hline \{P\} \text{genFor } c \{Q\} \end{array}$$

To avoid reasoning about memory updates as far as possible, we code in a style where all local context is stored on the stack and manipulated using Dup and Swap. Although the resulting code is lengthy, it is relatively easy to automate the corresponding proofs.

Stateful encoding of labels Changing the representation of tags from integers to pointers requires modifying one small part of the basic system proof. Recall that in Section 6 we described the encoding of labels into tags as a *pure* function Lab. To deal with the memory-dependent and non-canonical representation of sets described above, the extended system instead uses a *relation* between an abstract label, a concrete tag that encodes it, and a memory in which this tag should be interpreted.

If tags are pointers to data structures, it is crucial that these data structures remain intact as long as the tags appear in the machine state. We guarantee this by maintaining the very strong invariant that each execution of the fault handler only allocates new frames, and never modifies the contents of existing ones, except for the *cache* frame (which tags never point into). A more realistic implementation might use mutable kernel memory for other purposes and garbage collect unused tags; this would require a more complicated memory invariant.

The TINI formulation is similar in essence to the one in Section 10, but some subtleties arise for concrete output events, since their tags cannot be interpreted on their own anymore. We wish to (i) keep the semantics of the concrete machine independent of high-level policies such as IFC and (ii) give a statement of noninterference that does not refer to pointers. To achieve these seemingly contradictory aims, we model an event of the concrete machine as a pair of a concrete atom plus the whole state of the kernel memory. This memory is not visible to observers in the formulation of TINI, but instead determines which events' payloads they are able to observe. This is done by extending our notion of observation with a function that interprets every concrete event present in the output trace in higher-level terms. This interpretation abstracts away from low-level representation issues, such as the layout of data structures in memory, and allows us to give a more natural definition of event indistinguishability in the formulation of TINI. For instance, in the extended system described above, the interpretation of a pointer tag is the set of principals that that pointer represents in kernel memory—that is, the contents of the array it points to. This allows us to define the event indistinguishability relation by simple equality.

Our model of observation in terms of an interpretation function is an idealization of what happens in the real SAFE machine, where communication of labeled data with the outside world involves cryptography. Extending this model this is left as future work.

12 Related Work

The SAFE design spans a number of research areas, and a comprehensive overview of related work would be huge. We focus here on a small set of especially relevant points of comparison.

Language-based IFC Static approaches to IFC have generally dominated language-based security research [69, 73, 77, 93]; however, statically enforcing IFC at the lowest level of a real system is challenging. Soundly analyzing native binaries with reasonable precision is hard (static IFC for low-level code usually stops at the bytecode level [13, 38, 42, 59]), even more so without the compiler’s cooperation (e.g., for stripped or obfuscated binaries). Proof-carrying code [12, 13, 38] and typed assembly language [61, 94, 95] have been used for enforcing IFC on low-level code without low-level analysis or adding the compiler to the TCB. In SAFE [29, 34] we follow a different approach, enforcing noninterference using purely dynamic checks, for arbitrary binaries in a custom-designed instruction set. The mechanisms we use for this are similar to those found in recent work on purely dynamic IFC for high-level languages [1, 4, 5, 6, 7, 40, 41, 44, 45, 63, 72, 75, 78, 83, 86]; however, as far as we know, we are the first to push these ideas to the lowest level.

seL4 Murray et al. [66] recently demonstrated a machine-checked noninterference proof for the implementation of the seL4 microkernel. This proof is carried out by refinement and reuses the specification and most of the existing functional correctness proof of seL4 [53]. Like the TINI property in this paper, the variant of intransitive noninterference used by Murray et al. is preserved by refinement because it implies a high degree of determinism [65]. This organization of their proof was responsible for a significant saving in effort, even when factoring in the additional work required to remove all observable non-determinism from the seL4 specification. Beyond these similarities, SAFE and seL4 rely on completely different mechanisms to achieve different notions of noninterference (seL4 admits intransitive IFC policies, capturing the “where” dimension of declassification [79], while we consider transitive ones). Whereas, in SAFE, each word of data has an IFC label and labels are propagated on each instruction, the seL4 kernel maintains separation between several large partitions (e.g., one partition can run an unmodified version of Linux) and ensures that information is conveyed between such partitions only in accordance with a fixed access control policy.

PROSPER In parallel work, Dam et al. [27, 28, 52] verified information flow security for a tiny proof-of-concept separation kernel running on ARMv7 and using a Memory Management Unit for physical protection of memory regions belonging to different partitions. The authors argue that noninterference is not well suited for systems in which components are supposed to communicate with each other. Instead, they use the bisimulation proof method to show trace equivalence between the real system and an ideal top-level specification that is secure by construction. As in seL4 [66], the proof methodology precludes an abstract treatment of scheduling, but the authors contend this is to be expected when information flow is to be taken into account. In more recent work, Balliu et al. [10] propose a symbolic execution-based information flow analysis for machine code, and use this technique to verify a separation kernel system call handler, a UART device driver, and a crypto service modular exponentiation routine.

TIARA and ARIES The SAFE architecture embodies a number of innovations from earlier paper designs. In particular, the TIARA design [84] first proposed the idea of a zero-kernel operating system and sketched a concrete architecture, while the ARIES project proposed using a hardware rule cache to speed up information-flow tracking [16]. In TIARA and ARIES, tags had a fixed set of fields and were of limited length, whereas, in SAFE, tags are pointers to arbitrary data structures, allowing them to represent complex IFC labels encoding sophisticated security policies [62], for instance decentralized ones [69, 85]. Moreover, unlike TIARA and ARIES, which made no formal soundness claims, SAFE proposes a set of IFC rules aimed at achieving noninterference; the proof we present in this paper, though for a simplified model, provides evidence that this goal is feasible.

RIFLE and other binary-rewriting-based IFC systems RIFLE [91] enforces user-specified information-flow policies for x86 binaries using binary rewriting, static analysis, and augmented hardware. Binary

rewriting is used to make implicit flows explicit; it heavily relies on static analysis for reconstructing the program’s control-flow graph and performing reaching-definitions and alias analysis. The augmented hardware architecture associates labels with registers and memory and updates these labels on each instruction to track explicit flows. Additional security registers are used by the binary translation mechanism to help track implicit flows. Beringer [14] recently proved (in Coq) that the main ideas in RIFLE can be used to achieve noninterference for a simple While language. Unlike RIFLE, SAFE achieves noninterference purely dynamically and does not rely on binary rewriting or heroic static analysis of binaries. Moreover, the SAFE hardware is generic, simply caching instances of software-managed rules.

While many other information flow tracking systems based on binary rewriting have been proposed, few are concerned with soundly handling implicit flows [23, 60], and even these do so only to the extent they can statically analyze binaries. Since, unlike RIFLE (and SAFE), these systems use unmodified hardware, the overhead for tracking implicit flows can be large. To reduce this overhead, recent systems track implicit flows selectively [51] or not at all [49, 74]—arguably a reasonable tradeoff in settings such as malware analysis or attack detection, where speed and precision are more important than soundness.

Hardware taint tracking The last decade has seen significant progress in specialized hardware for accelerating taint tracking [18, 25, 26, 31, 32, 89, 92]. Most commonly, a single tag bit is associated with each word to specify if it is tainted or not. Initially aimed at mitigating low-level memory corruption attacks by preventing the use of tainted pointers and the execution of tainted instructions [18, 25, 89], hardware-based taint tracking has also been used to prevent high-level attacks such as SQL injection and cross-site scripting [26]. In contrast to SAFE, these systems prioritize efficiency and overall helpfulness over the soundness of the analysis, striking a heuristic balance between false positives and false negatives (missed attacks). As a consequence, these systems ignore implicit flows and often do not even track all explicit flows. While early systems supported a single hard-coded taint propagation policy, recent ones allow the policy to be defined in software [26, 31, 92] and support monitoring policies that go beyond taint tracking [19, 31, 32, 76]. *Harmoni* [31], for example, provides a pair of caches that are quite similar to the SAFE rule cache. Possibly these could even be adapted to enforcing noninterference, in which case we expect the proof methodology introduced here to apply.

Timing and termination Our TINI property ignores both termination and timing: a program that diverges, fails, or takes varying amounts of time to run based on a sensitive input is considered secure. The full SAFE design includes a clearance-based access-control mechanism [86] for addressing termination and timing covert channels (i.e., high-bandwidth channels through which malicious code can exfiltrate secrets it directly has access to). Stefan et al. [87] have also shown that in a concurrent setting such leaks can be prevented by an adapted IFC mechanism, at the risk of spawning very large numbers of threads. We believe that this IFC mechanism could also be enforced using the hardware mechanisms we describe here. A recently proposed technique for instruction-based scheduling [17, 88] is aimed at preventing leaks via the internal timing side-channel (e.g., malicious code sharing the same processor inferring secrets through timing variations arising from cache misses). This could probably be adapted to SAFE, and since the SAFE processor is very simple the mitigation could work well [24]. Finally, several mechanisms have been proposed for mitigating the external timing side-channel (i.e., leakage of secrets to an attacker making timing observations over the network) and thus reducing the rate at which bits can be leaked [3, 98]. We do not consider any of these attacks or mitigations in this work.

Verification of low-level code The distinctive challenge in verifying machine code is coping with unstructured control flow. Our approach using structured generators to build the fault handler is similar to the mechanisms used in Chlipala’s *Bedrock* system [20, 21] and by Jensen et al. [50], but there are several points of difference. These systems each build macros on top of a powerful low-level program logic for machine code (Ni and Shao’s *XCAP* [71], in the case of *Bedrock*), whereas we take a simpler, ad-hoc approach, building directly on our stack machine’s relatively high-level semantics. Both these systems are based on separation logic, which we can do without since (at least in the present simplified model) we have very few memory operations to reason about. We have instead focused on developing a simple Hoare logic specifically suited to verifying structured runtime-system code; e.g., we omit support for arbitrary code pointers,

but add support for reasoning about termination. We use total-correctness Hoare triples (similar to Myreen and Gordon [70]) and weakest preconditions to guarantee progress, not just safety, for our handler code. Finally, our level of automation is much more modest than Bedrock’s, though still adequate to discharge most verification conditions on straight-line stack manipulation code rapidly and often automatically.

Work on testing noninterference The abstract machine in Section 3 was proposed by Hrițcu et al. [46], extended in this work with dynamic allocation and data classification (Section 11), and recently further extended by Hrițcu et al. to a sophisticated machine featuring a highly permissive flow-sensitive dynamic enforcement mechanism, public labels, and registers [47]. While the focus of that work is on verifying noninterference by random testing, it also shows how to use invariants discovered during testing to formalize proofs of noninterference in Coq.

Although the abstract machine and IFC mechanism considered here are simpler than the most complex ones of Hrițcu et al. [47], our main concerns are the *concrete* machine, the IFC fault handler, and the key properties of this combination, all of which are novel. We believe nevertheless that our methodology could be extended to that setting as well, verifying an implementation of this extended IFC machine by a lower-level one. Depending on the hardware capabilities at the lower level, some of the features of the machine could have to be implemented in software, requiring further proofs. For instance, this extended IFC machine still relies on a protected stack for soundly performing function calls and returns: on a call, the entire register file is stored on this stack, so that it can be restored upon a return, thereby preventing data leakage. At the lowest level, this protected stack could be implemented with a regular stack living in kernel space, managed through special system calls.

Tagging hardware beyond IFC Although the tagging mechanism we discuss arose in the context of the SAFE system, and was primarily designed for information-flow control, it is sufficiently generic to be implemented in other architectures and to enforce more security policies.

In follow-on work, Dhawan et al. [35] adapt the tagging mechanism to a more conventional RISC processor, using it to implement policies such as memory safety and control-flow integrity. They evaluate the performance of the mechanism on benchmark simulations, which indicate a modest impact on speed (typically under 10%) and power ceiling (less than 10%), even when enforcing multiple policies simultaneously.

Azevedo de Amorim et al. [9] use Coq to formalize a generic version of the symbolic machine of Section 4; that machine is different from the one discussed here in that it is based on a more conventional processor design (e.g., with registers instead of a protected stack), and serves as a high-level substrate for programming many different security policies, including compartmentalization and memory safety. Finally, they formulate the intended effect of each policy as a security property, using formal proofs to show that each policy enforces the corresponding property.

A recent project at Draper Labs [30] is working to extend the RISC-V processor with tag propagation hardware in the style of the SAFE processor. As of March 2016, a prototype able to boot Linux is running on FPGA boards.

13 Conclusions and Future Work

We have presented a formal model of the key IFC mechanisms of the SAFE system: propagating and checking tags to enforce security, using a hardware cache for common-case efficiency and a software fault handler for maximum flexibility. To formalize and prove properties at such a low level (including features such as dynamic memory allocation and labels represented by pointers to in-memory data structures), we first construct a high-level abstract specification of the system, then refine it in two steps into a realistic concrete machine. A bidirectional refinement methodology allows us to prove (i) that the concrete machine, loaded with the right fault handler (i.e. correctly implementing the IFC enforcement of the abstract specification) satisfies a traditional notion of termination-insensitive noninterference, and (ii) that the concrete machine reflects all the behaviors of the abstract specification. Our formalization reflects the programmability of the fault handling mechanism, in that the fault handler code is compiled from a rule table written in a small

DSL. We set up a custom Hoare logic to specify and verify the corresponding machine code, following the structure of a simple compiler for this DSL.

The development in this paper concerns three *deterministic* machines and simplifies away concurrency. While the lack of concurrency is a significant current limitation that we would like to remove by moving to a multithreading single-core model, we still want to maintain the abstraction layers of a proof-by-refinement architecture. This requires some care so as not to run afoul of the refinement paradox [48] since some standard notions of noninterference (for example possibilistic noninterference) are not preserved by refinement in the presence of non-determinism. One promising path toward this objective is inspired by the recent noninterference proof for seL4 [65, 66]. If we manage to share a common thread scheduler between the abstract and concrete machines, we could still prove a strong double refinement property (concrete refines abstract and vice versa) and hence preserve a strong notion of noninterference (such as the TINI notion from this work) or a possibilistic variation.

Although this paper focuses on IFC and noninterference, the tagging facilities of the concrete machine are completely generic and have been used since to enforce completely different properties like memory safety, compartment isolation, and control-flow integrity [9]. Moreover, although the rule cache / fault handler design arose in the context of SAFE, it has since been adapted to a conventional RISC processor [35].

Acknowledgments We are grateful to Maxime Dénès, Deepak Garg, Greg Morrisett, Toby Murray, Jeremy Planul, Alejandro Russo, Howie Shrobe, Jonathan M. Smith, Deian Stefan, and Greg Sullivan for useful discussions and helpful feedback on early drafts. We also thank the anonymous reviewers for their insightful comments. This material is based upon work supported by the DARPA CRASH and SOUND programs through the US Air Force Research Laboratory (AFRL) under Contracts No. FA8650-10-C-7090 and FA8650-11-C-7189. This work was also partially supported by NSF award 1513854 *Micro-Policies: A Framework for Tag-Based Security Monitors*. The views expressed are those of the authors and do not reflect the official policy or position of the Department of Defense or the U.S. Government.

Bibliography

- [1] A. Askarov and A. Sabelfeld. Tight enforcement of information-release policies for dynamic languages. In *22nd IEEE Computer Security Foundations Symposium (CSF)*, pages 43–59. IEEE Computer Society, 2009.
- [2] A. Askarov, S. Hunt, A. Sabelfeld, and D. Sands. Termination-insensitive noninterference leaks more than just a bit. In *13th European Symposium on Research in Computer Security (ESORICS)*, volume 5283 of *LNCS*, Malaga, Spain, Oct. 2008. Springer-Verlag.
- [3] A. Askarov, D. Zhang, and A. C. Myers. Predictive black-box mitigation of timing channels. In *17th ACM Conference on Computer and Communications Security*, pages 297–307. ACM, 2010.
- [4] T. H. Austin and C. Flanagan. Efficient purely-dynamic information flow analysis. In *Workshop on Programming Languages and Analysis for Security (PLAS)*, PLAS, pages 113–124. ACM, 2009.
- [5] T. H. Austin and C. Flanagan. Permissive dynamic information flow analysis. In *Proceedings of the 5th Workshop on Programming Languages and Analysis for Security*, PLAS, pages 3:1–3:12. ACM, 2010.
- [6] T. H. Austin and C. Flanagan. Multiple facets for dynamic information flow. In *Proceedings of the 39th Symposium on Principles of Programming Languages*, POPL, pages 165–178, 2012.
- [7] T. H. Austin, C. Flanagan, and M. Abadi. A functional view of imperative information flow. In *10th Asian Symposium on Programming Languages and Systems (APLAS)*, volume 7705 of *Lecture Notes in Computer Science*, pages 34–49. Springer, 2012.
- [8] A. Azevedo de Amorim, N. Collins, A. DeHon, D. Demange, C. Hrițcu, D. Pichardie, B. C. Pierce, R. Pollack, and A. Tolmach. A verified information-flow architecture. In *Proceedings of the 41st Symposium on Principles of Programming Languages*, POPL, pages 165–178. ACM, Jan. 2014.
- [9] A. Azevedo de Amorim, M. Dénès, N. Giannarakis, C. Hrițcu, B. C. Pierce, A. Spector-Zabusky, and A. Tolmach. Micro-policies: Formally verified, tag-based security monitors. In *36th IEEE Symposium on Security and Privacy (Oakland S&P)*, pages 813–830. IEEE Computer Society, May 2015.
- [10] M. Balliu, M. Dam, and R. Guanciale. Automating information flow analysis of low level code. In G. Ahn, M. Yung, and N. Li, editors, *ACM SIGSAC Conference on Computer and Communications Security*, CCS, pages 1080–1091. ACM, 2014.
- [11] A. Banerjee and D. A. Naumann. Stack-based access control and secure information flow. *Journal of Functional Programming*, 15(2):131–177, 2005.
- [12] G. Barthe, P. Crégut, B. Grégoire, T. P. Jensen, and D. Pichardie. The MOBIUS proof carrying code infrastructure. In *6th International Symposium on Formal Methods for Components and Objects (FMCO)*, volume 5382 of *Lecture Notes in Computer Science*, pages 1–24. Springer, 2007.
- [13] G. Barthe, D. Pichardie, and T. Rezk. A certified lightweight non-interference Java bytecode verifier. In *16th European Symposium on Programming Languages and Systems (ESOP)*, volume 4421 of *Lecture Notes in Computer Science*, pages 125–140. Springer, 2007.

- [14] L. Beringer. End-to-end multilevel hybrid information flow control. In *10th Asian Symposium on Programming Languages and Systems (APLAS)*, volume 7705 of *Lecture Notes in Computer Science*, pages 50–65. Springer, 2012.
- [15] A. Bichhawat, V. Rajani, D. Garg, and C. Hammer. Generalizing permissive-upgrade in dynamic information flow analysis. In *9th Workshop on Programming Languages and Analysis for Security (PLAS)*, page 15. ACM, 2014.
- [16] J. Brown and T. F. Knight, Jr. A minimally trusted computing base for dynamically ensuring secure information flow. Technical Report 5, MIT CSAIL, November 2001. Aries Memo No. 15.
- [17] P. Buiras, A. Levy, D. Stefan, A. Russo, and D. Mazières. A library for removing cache-based attacks in concurrent information flow systems. In M. Abadi and A. Lluch-Lafuente, editors, *8th International Symposium on Trustworthy Global Computing*, volume 8358 of *Lecture Notes in Computer Science*, pages 199–216. Springer, 2013.
- [18] S. Chen, J. Xu, N. Nakka, Z. Kalbarczyk, and R. Iyer. Defeating memory corruption attacks via pointer taintedness detection. In *International Conference on Dependable Systems and Networks (DSN)*, pages 378–387, 2005.
- [19] S. Chen, M. Kozuch, T. Strigkos, B. Falsafi, P. B. Gibbons, T. C. Mowry, V. Ramachandran, O. Ruwase, M. P. Ryan, and E. Vlachos. Flexible hardware acceleration for instruction-grain program monitoring. In *35th International Symposium on Computer Architecture (ISCA)*, pages 377–388. IEEE, 2008.
- [20] A. Chlipala. Mostly-automated verification of low-level programs in computational separation logic. In *ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)*, pages 234–245, 2011.
- [21] A. Chlipala. The Bedrock structured programming system: Combining generative metaprogramming and Hoare logic in an extensible program verifier. In *18th ACM SIGPLAN International Conference on Functional Programming (ICFP)*, pages 391–402. ACM, 2013.
- [22] M. R. Clarkson and F. B. Schneider. Hyperproperties. *Journal of Computer Security*, 18(6):1157–1210, 2010.
- [23] J. A. Clause, W. Li, and A. Orso. Dytan: a generic dynamic taint analysis framework. In *ACM/SIGSOFT International Symposium on Software Testing and Analysis (ISSTA)*, pages 196–206. ACM, 2007.
- [24] D. Cock, Q. Ge, T. C. Murray, and G. Heiser. The last mile: An empirical study of timing channels on seL4. In G. Ahn, M. Yung, and N. Li, editors, *ACM SIGSAC Conference on Computer and Communications Security*, pages 570–581. ACM, 2014.
- [25] J. R. Crandall and F. T. Chong. Minos: Control data attack prevention orthogonal to memory model. In *37th Annual International Symposium on Microarchitecture (MICRO)*, pages 221–232. IEEE Computer Society, 2004.
- [26] M. Dalton, H. Kannan, and C. Kozyrakis. Raksha: a flexible information flow architecture for software security. In *International Symposium on Computer Architecture (ISCA)*, pages 482–493, 2007.
- [27] M. Dam, R. Guanciale, N. Khakpour, H. Nemati, and O. Schwarz. Formal verification of information flow security for a simple ARM-based separation kernel. In *ACM Conference on Computer and Communications Security*, pages 223–234. ACM, 2013.
- [28] M. Dam, R. Guanciale, and H. Nemati. Machine code verification of a tiny ARM hypervisor. In A. Sadeghi, F. Armknecht, and J. Seifert, editors, *ACM Workshop on Trustworthy Embedded Devices*, pages 3–12. ACM, 2013.

- [29] A. DeHon, B. Karel, T. F. Knight, Jr., G. Malecha, B. Montagu, R. Morisset, G. Morrisett, B. C. Pierce, R. Pollack, S. Ray, O. Shivers, J. M. Smith, and G. Sullivan. Preliminary design of the SAFE platform. In *6th Workshop on Programming Languages and Operating Systems*, PLOS, Oct. 2011.
- [30] A. DeHon, E. Boling, R. Nikhil, D. Rad, J. Schwarz, N. Sharma, J. Stoy, G. Sullivan, and A. Sutherland. DOVER: A Metadata-Extended RISC-V. In *RISC-V Workshop*, Jan. 2016. Accompanying talk at <http://youtu.be/r5dIS1kDars>.
- [31] D. Y. Deng and G. E. Suh. High-performance parallel accelerator for flexible and efficient run-time monitoring. In *IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)*, pages 1–12. IEEE Computer Society, 2012.
- [32] D. Y. Deng, D. Lo, G. Malysa, S. Schneider, and G. E. Suh. Flexible and efficient instruction-grained run-time monitoring using on-chip reconfigurable fabric. In *Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO '13*, pages 137–148, Washington, DC, USA, 2010. IEEE Computer Society.
- [33] U. Dhawan and A. DeHon. Area-efficient near-associative memories on FPGAs. In *International Symposium on Field-Programmable Gate Arrays, (FPGA2013)*, Feb. 2013.
- [34] U. Dhawan, A. Kwon, E. Kadric, C. Hrițcu, B. C. Pierce, J. M. Smith, A. DeHon, G. Malecha, G. Morrisett, T. F. Knight, Jr., A. Sutherland, T. Hawkins, A. Zyxnfryx, D. Wittenberg, P. Trei, S. Ray, and G. Sullivan. Hardware support for safety interlocks and introspection. In *SASO Workshop on Adaptive Host and Network Security*, Sept. 2012.
- [35] U. Dhawan, C. Hrițcu, R. Rubin, N. Vasilakis, S. Chiricescu, J. M. Smith, T. F. Knight, Jr., B. C. Pierce, and A. DeHon. Architectural support for software-defined metadata processing. In *International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 487–502, 2015.
- [36] P. Efstathopoulos, M. Krohn, S. VanDeBogart, C. Frey, D. Ziegler, E. Kohler, D. Mazières, F. Kaashoek, and R. Morris. Labels and event processes in the Asbestos operating system. In *Proceedings of the Symposium on Operating Systems Principles, SOSP*, pages 17–30. ACM, 2005.
- [37] J. A. Goguen and J. Meseguer. Unwinding and inference control. In *IEEE Symposium on Security and Privacy*, pages 75–87. IEEE Computer Society, 1984.
- [38] R. Grabowski. *Information flow analysis for mobile code in dynamic security environments*. PhD thesis, LMU München, Mar. 2012.
- [39] R. Gu, J. Koenig, T. Ramananandro, Z. Shao, X. N. Wu, S. Weng, H. Zhang, and Y. Guo. Deep specifications and certified abstraction layers. In S. K. Rajamani and D. Walker, editors, *42nd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages*, pages 595–608. ACM, 2015.
- [40] G. L. Guernic. Automaton-based confidentiality monitoring of concurrent programs. In *20th Computer Security Foundations Symposium, CSF*, pages 218–232. IEEE Computer Society, 2007.
- [41] G. L. Guernic, A. Banerjee, T. P. Jensen, and D. A. Schmidt. Automata-based confidentiality monitoring. In *11th Asian Computing Science Conference*, pages 75–89. Springer, 2006.
- [42] C. Hammer and G. Snelling. Flow-sensitive, context-sensitive, and object-sensitive information flow control based on program dependence graphs. *International Journal of Information Security*, 8(6): 399–422, 2009.
- [43] D. Hedin and A. Sabelfeld. A perspective on information-flow control. Marktoberdorf Summer School. IOS Press, 2011.

- [44] D. Hedin and A. Sabelfeld. Information-flow security for a core of JavaScript. In *25th IEEE Computer Security Foundations Symposium (CSF)*, CSF, pages 3–18. IEEE, 2012.
- [45] C. Hrițcu, M. Greenberg, B. Karel, B. C. Pierce, and G. Morrisett. All your IFCException are belong to us. In *34th IEEE Symposium on Security and Privacy*, pages 3–17. IEEE Computer Society Press, May 2013.
- [46] C. Hrițcu, J. Hughes, B. C. Pierce, A. Spector-Zabusky, D. Vytiniotis, A. Azevedo de Amorim, and L. Lampropoulos. Testing noninterference, quickly. In *18th ACM SIGPLAN International Conference on Functional Programming (ICFP)*, Sept. 2013.
- [47] C. Hrițcu, L. Lampropoulos, A. Spector-Zabusky, A. Azevedo de Amorim, M. Dénès, J. Hughes, B. C. Pierce, and D. Vytiniotis. Testing noninterference, quickly. arXiv:1409.0393; Submitted to Special Issue of Journal of Functional Programming for ICFP 2013, Sept. 2014.
- [48] J. Jacob. On the derivation of secure components. In *IEEE Symposium on Security and Privacy*, pages 242–247. IEEE Computer Society, 1989.
- [49] K. Jee, G. Portokalidis, V. P. Kemerlis, S. Ghosh, D. I. August, and A. D. Keromytis. A general approach for efficiently accelerating software-based dynamic data flow tracking on commodity hardware. In *Network and Distributed System Security Symposium (NDSS)*. The Internet Society, 2012.
- [50] J. B. Jensen, N. Benton, and A. Kennedy. High-level separation logic for low-level code. In *40th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL)*, pages 301–314. ACM, 2013.
- [51] M. G. Kang, S. McCamant, P. Poosankam, and D. Song. DTA++: Dynamic taint analysis with targeted control-flow propagation. In *Network and Distributed System Security Symposium (NDSS)*. The Internet Society, 2011.
- [52] N. Khakpour, O. Schwarz, and M. Dam. Machine assisted proof of ARMv7 instruction level isolation properties. In *3rd International Conference on Certified Programs and Proofs*, volume 8307 of *Lecture Notes in Computer Science*, pages 276–291. Springer, 2013.
- [53] G. Klein, K. Elphinstone, G. Heiser, J. Andronick, D. Cock, P. Derrin, D. Elkaduwe, K. Engelhardt, R. Kolanski, M. Norrish, T. Sewell, H. Tuch, and S. Winwood. seL4: Formal verification of an OS kernel. In *Proceedings of the Symposium on Operating Systems Principles*, pages 207–220. ACM, 2009.
- [54] M. N. Krohn and E. Tromer. Noninterference for a practical DIFC-based operating system. In *30th IEEE Symposium on Security and Privacy*, pages 61–76. IEEE Computer Society, 2009.
- [55] M. N. Krohn, A. Yip, M. Z. Brodsky, N. Cliffer, M. F. Kaashoek, E. Kohler, and R. Morris. Information flow control for standard OS abstractions. In *Proceedings of the Symposium on Operating Systems Principles*, SOSP, pages 321–334. ACM, October 2007.
- [56] A. Kwon, U. Dhawan, J. M. Smith, T. F. Knight, Jr., and A. DeHon. Low-fat pointers: compact encoding and efficient gate-level implementation of fat pointers for spatial safety and capability-based security. In *ACM SIGSAC Conference on Computer and Communications Security (CCS)*, pages 721–732. ACM, 2013.
- [57] X. Leroy. A formally verified compiler back-end. *Journal of Automated Reasoning*, 43(4):363–446, 2009.
- [58] X. Leroy and S. Blazy. Formal verification of a C-like memory model and its uses for verifying program transformations. *Journal of Automated Reasoning*, 41(1):1–31, 2008.
- [59] C. Mann and A. Starostin. A framework for static detection of privacy leaks in Android applications. In *ACM Symposium on Applied Computing (SAC)*, pages 1457–1462. ACM, 2012.

- [60] W. Masri, A. Podgurski, and D. Leon. Detecting and debugging insecure information flows. In *International Symposium on Software Reliability Engineering (ISSRE)*, pages 198–209. IEEE Computer Society, 2004.
- [61] R. Medel, A. B. Compagnoni, and E. Bonelli. A typed assembly language for non-interference. In *9th Italian Conference on Theoretical Computer Science (ICTCS)*, volume 3701 of *Lecture Notes in Computer Science*, pages 360–374. Springer, 2005.
- [62] B. Montagu, B. C. Pierce, and R. Pollack. A theory of information-flow labels. In *26th IEEE Computer Security Foundations Symposium (CSF)*, pages 3–17. IEEE, 2013.
- [63] S. Moore and S. Chong. Static analysis for efficient hybrid information-flow control. In *Proceedings of the 24th Computer Security Foundations Symposium*, CSF, pages 146–160. IEEE Computer Society, 2011.
- [64] G. Morrisett, G. Tan, J. Tassarotti, J.-B. Tristan, and E. Gan. RockSalt: better, faster, stronger SFI for the x86. In *ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)*, pages 395–404. ACM, 2012.
- [65] T. C. Murray, D. Matichuk, M. Brassil, P. Gammie, and G. Klein. Noninterference for operating system kernels. In *Second International Conference on Certified Programs and Proofs (CPP)*, volume 7679 of *Lecture Notes in Computer Science*, pages 126–142. Springer, 2012.
- [66] T. C. Murray, D. Matichuk, M. Brassil, P. Gammie, T. Bourke, S. Seefried, C. Lewis, X. Gao, and G. Klein. seL4: from general purpose to a proof of information flow enforcement. In *34th IEEE Symposium on Security and Privacy*, pages 415–429. IEEE, 2013.
- [67] A. C. Myers. Jflow: Practical mostly-static information flow control. In *Proceedings of the 26th Symposium on Principles of Programming Languages (POPL)*, pages 228–241. ACM, 1999.
- [68] A. C. Myers. *Mostly-static decentralized information flow control*. PhD thesis, Massachusetts Institute of Technology, January 1999.
- [69] A. C. Myers and B. Liskov. Protecting privacy using the decentralized label model. *Transactions On Software Engineering And Methodology (TOSEM)*, 9:410–442, October 2000.
- [70] M. O. Myreen and M. J. C. Gordon. Hoare logic for realistically modelled machine code. In *13th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS)*, volume 4424 of *Lecture Notes in Computer Science*, pages 568–582. Springer, 2007.
- [71] Z. Ni and Z. Shao. Certified assembly programming with embedded code pointers. In *Symposium on Principles of Programming Languages (POPL)*, pages 320–333. ACM, 2006.
- [72] M. Pistoia, A. Banerjee, and D. A. Naumann. Beyond stack inspection: A unified access-control and information-flow security model. In *Proceedings of the Symposium on Security and Privacy*, SP, pages 149–163. IEEE Computer Society, 2007.
- [73] F. Pottier and V. Simonet. Information flow inference for ML. *ACM Transactions on Programming Languages and Systems*, 25(1):117–158, Jan. 2003.
- [74] F. Qin, C. Wang, Z. Li, H. Kim, Y. Zhou, and Y. Wu. LIFT: A low-overhead practical information flow tracking system for detecting security attacks. In *39th IEEE/ACM International Symposium on Microarchitecture (MICRO-39)*, pages 135–148, 2006.
- [75] A. Russo and A. Sabelfeld. Dynamic vs. static flow-sensitive security analysis. In *23rd Computer Security Foundations Symposium (CSF)*, CSF, pages 186–199. IEEE Computer Society, 2010.
- [76] O. Ruwase, P. B. Gibbons, T. C. Mowry, V. Ramachandran, S. Chen, M. Kozuch, and M. P. Ryan. Parallelizing dynamic information flow tracking. In *20th Annual ACM Symposium on Parallelism in Algorithms and Architectures (SPAA)*, pages 35–45. ACM, 2008.

- [77] A. Sabelfeld and A. Myers. Language-based information-flow security. *IEEE Journal on Selected Areas in Communications*, 21(1):5–19, Jan. 2003.
- [78] A. Sabelfeld and A. Russo. From dynamic to static and back: Riding the roller coaster of information-flow control research. In *Ershov Memorial Conference*, pages 352–365. Springer, 2009.
- [79] A. Sabelfeld and D. Sands. Dimensions and principles of declassification. In *Computer Security Foundations 18th Workshop*, pages 255–269. IEEE, June 2005.
- [80] F. B. Schneider. Enforceable security policies. *ACM Transactions of Information Systems Security*, 3(1):30–50, 2000.
- [81] J. Sevcik, V. Vafeiadis, F. Z. Nardelli, S. Jagannathan, and P. Sewell. Relaxed-memory concurrency and verified compilation. In *Symposium on Principles of Programming Languages (POPL)*, pages 43–54. ACM, 2011.
- [82] Z. Shao. Clean-slate development of certified OS kernels. In X. Leroy and A. Tiu, editors, *Conference on Certified Programs and Proofs*, pages 95–96. ACM, 2015.
- [83] A. Shinnar, M. Pistoia, and A. Banerjee. A language for information flow: dynamic tracking in multiple interdependent dimensions. In *Proceedings of the 4th Workshop on Programming Languages and Analysis for Security*, PLAS, pages 125–131. ACM, 2009.
- [84] H. Shrobe, A. DeHon, and T. F. Knight, Jr. Trust-management, intrusion-tolerance, accountability, and reconstitution architecture (TIARA), December 2009.
- [85] D. Stefan, A. Russo, D. Mazières, and J. C. Mitchell. Disjunction category labels. In *16th Nordic Conference on Secure IT Systems*, NordSec, pages 223–239. Springer, 2011.
- [86] D. Stefan, A. Russo, J. C. Mitchell, and D. Mazières. Flexible dynamic information flow control in Haskell. In *4th Symposium on Haskell*, pages 95–106. ACM, 2011.
- [87] D. Stefan, A. Russo, P. Buiras, A. Levy, J. C. Mitchell, and D. Mazières. Addressing covert termination and timing channels in concurrent information flow systems. In *Proceedings of the International Conference on Functional Programming (ICFP)*. ACM, 2012.
- [88] D. Stefan, P. Buiras, E. Z. Yang, A. Levy, D. Terei, A. Russo, and D. Mazières. Eliminating cache-based timing attacks with instruction-based scheduling. In *18th European Symposium on Research in Computer Security (ESORICS)*, volume 8134 of *Lecture Notes in Computer Science*, pages 718–735. Springer, 2013.
- [89] G. E. Suh, J. W. Lee, D. Zhang, and S. Devadas. Secure program execution via dynamic information flow tracking. In *International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 85–96, 2004.
- [90] The Coq Development Team. *The Coq Reference Manual, version 8.4*, Aug. 2012. Available electronically at <http://coq.inria.fr/doc>.
- [91] N. Vachharajani, M. J. Bridges, J. Chang, R. Rangan, G. Ottoni, J. A. Blome, G. A. Reis, M. Vachharajani, and D. I. August. RIFLE: An architectural framework for user-centric information-flow security. In *37th International Symposium on Microarchitecture*, 2004.
- [92] G. Venkataramani, I. Doudalis, Y. Solihin, and M. Prvulovic. FlexiTaint: A programmable accelerator for dynamic taint propagation. In *14th International Symposium on High Performance Computer Architecture (HPCA)*, pages 173–184, Feb. 2008.
- [93] D. Volpano, G. Smith, and C. Irvine. A sound type system for secure flow analysis. *Journal of Computer Security*, 4(3):167–187, 1996.

- [94] D. Yu. More typed assembly languages for confidentiality. In *5th Asian Symposium on Programming Languages and Systems (APLAS)*, volume 4807 of *Lecture Notes in Computer Science*, pages 86–104. Springer, 2007.
- [95] D. Yu and N. Islam. A typed assembly language for confidentiality. In *15th European Symposium on Programming (ESOP)*, volume 3924 of *Lecture Notes in Computer Science*, pages 162–179. Springer, 2006.
- [96] S. A. Zdancewic. *Programming Languages for Information Security*. PhD thesis, Cornell University, August 2002.
- [97] N. Zeldovich, S. Boyd-Wickizer, E. Kohler, and D. Mazières. Making information flow explicit in HiStar. *Communications of the ACM*, 54(11):93–101, 2011.
- [98] D. Zhang, A. Askarov, and A. C. Myers. Predictive mitigation of timing channels in interactive systems. In *18th ACM Conference on Computer and Communications Security*, pages 563–574. ACM, 2011.