Effects of Runtime Reconfiguration on PUFs Implemented as FPGA-Based Accelerators

Hassan Nassar^(D), Lars Bauer^(D), and Jörg Henkel^(D), Fellow, IEEE

Abstract-Physical unclonable functions (PUFs) are a handy 2 security primitive for resource-constrained devices. They offer 3 an alternative to the resource-intensive classical hash algorithms. 4 Using the IC differences resulting from the fabrication process, 5 PUFs give device-specific outputs (responses) when given the same 6 inputs (challenges). Hence, without using a device-specific key, 7 PUFs can generate device-specific responses. FPGAs are one of 8 the platforms that are heavily studied as a candidate for PUF 9 implementation. The idea is that a PUF that is designed as an 10 HDL code can be used as part of the static design or as a 11 dynamic accelerator. Previous works studied PUF implementa-12 tion as part of the static design. In contrast to the state-of-the-art, 13 this letter studies PUFs when used as runtime reconfigurable 14 accelerators. In this letter, we find that not all regions of an 15 FPGA are equally suitable for implementing different PUF types. 16 Regions, where clock routing resources exist, are the worst suited 17 for PUF implementation. Moreover, we find out that for cer-18 tain PUF types, the property of dynamic partial reconfiguration 19 can lead to performance degradation if not applied carefully. 20 When static routing passing through the region increases, the 21 PUF performance degrades significantly.

Index Terms—Hardware security, reconfigurable hardware,
 security primitives.

I. INTRODUCTION

24

PGAS are an established technology used in academia and 25 industry that allows using custom accelerators based on 26 27 user specifications. Dynamic partial reconfiguration (DPR) is 28 a very important feature of FPGAs. While the system is run-²⁹ ning, the accelerators can be changed and loaded to partially ³⁰ reconfigurable regions (PRRs). Each PRR is constrained to a ³¹ developer-defined area on the FPGA and has a static interface ³² to the rest of the FPGA [1]. When DPR is used, the same PRR 33 can be used to load different accelerators with one of the accel-34 erators used as a *primary* design, and all the others are used as 35 secondary designs. The main difference between primary and 36 secondary designs is that the static routing crossing the PRR ³⁷ is optimized for the primary one, while the secondary has to ³⁸ fit into the preoptimized PRR.

³⁹ DPR applications benefit standalone custom accelerators [2] ⁴⁰ as well ass accelerators incorporated into processors [3]. The ⁴¹ accelerators are loaded to PRRs only when needed instead

Manuscript received 11 July 2023; accepted 22 July 2023. This work was supported in part by the "Helmholtz Pilot Program for Core Informatics (kikit)" at Karlsruhe Institute of Technology. This article appears as part of the ESWEEK-ESL special issue and was presented in the International Conference on Hardware/Software Codesign and System Synthesis, (CODES+ISSS), 2023. This manuscript was recommended for publication by P. R. Panda. (*Corresponding author: Hassan Nassar.*)

The authors are with the Chair for Embedded Systems, Karlsruhe Institute of Technology, 76131 Karlsruhe, Germany (e-mail: hassan.nassar@kit.edu; lars.bauer@kit.edu; henkel@kit.edu).

Digital Object Identifier 10.1109/LES.2023.3299214

of implementing them statically and risking that they are ⁴² potentially idle most of the time (depending on the work-⁴³ load, etc.). This allows designers to have a wide variety of ⁴⁴ accelerators in a constrained area by dynamically swapping ⁴⁵ them at runtime.⁴⁶

Physical unclonable functions (PUFs) are security func-47 tions that depend on the differences in the fabrication process. 48 That means, despite using the same circuit, their behavior 49 differs when implemented on different ICs. They are used 50 in a challenge-response protocol. When given a certain chal-51 lenge, a PUF gives an IC-specific response. Each challenge and 52 its corresponding response is called a challenge-response-pair 53 (CRP) [4], [5], [6], [7], [8], [9]. 54

PUFs are usually idle as they are only used when the device 55 ID has to be verified [10]. Hence, they can be implemented as 56 runtime reconfigurable accelerators on FPGAs. This is impor-57 tant for resource constraint devices where the reconfigurable 58 fabric could be tiny and switching the accelerator at runtime 59 would allow for using the freed-up PRR to accelerate another 60 application. For example, for attestation of FPGAs, PUFs, and 61 DPR can be used as explained by SACHa [11]. In such a case, 62 the PUF can be loaded to a PRR to confirm its identity (which 63 PRR on which FPGA). Once the identity is confirmed, the 64 accelerator, usually containing sensitive IP, can be loaded to 65 the authenticated PRR on the authenticated FPGA. Another 66 example is secure boot [12] where PUFs are used within the 67 security protocol of the startup and then are idle for the actual 68 runtime, DPR would help to benefit from the PRR for other 69 accelerators at runtime. Finally, when used for attestation in 70 general [10], the PUF design can be loaded to the PRR in par-71 allel to executing the software calculation of the hash digest. 72 By the time the hash digest is calculated, the PUF would be 73 ready to use and calculate the hardware hash-like response to 74 the challenge. After such calculation, the PRR can load other 75 accelerators which would not have been possible without DPR. 76

Previous works studied the implementation of PUFs on 77 FPGAs such as [4], [5], [6], [7], [8], and [9]. However, 78 no previous work primarily focused on studying in-depth 79 the effects of DPR on the performance of PUFs. In this 80 letter, we evaluate the feasibility of using PUFs as runtime 81 reconfigurable accelerators. We implement PUFs over all 82 regions on FPGA and characterize their performance met-83 rics. Moreover, we study if DPR would degrade the PUF 84 performance. In comparison to the state of the art, our solution 85 offers the following novel contributions. 86

- 1) We study the effect of clock routing on the reliability of ⁸⁷ PUFs. ⁸⁸
- 2) We are the first to study in depth the effects of DPR on PUF performance.
- 3) We are the first to show that static routing can significantly affect PUF reliability when used as a runtime reconfigurable accelerator.

1943-0671 © 2023 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information. 98

The remainder of this letter is structured as follows: Section II gives the needed background. Section III shows the framework we use to perform our characterization. Section IV shows our results. Finally, we conclude this letter in Section V.

II. BACKGROUND

99 A. FPGA Internal Structure

Xilinx FPGAs are widely used. The basic logic cell of Xilinx FPGAs is a configurable logic block (CLB). Every CLB consists of two SLICEs, each containing four look up tables (LUTs) with six inputs. The two slices are stacked on each other, one being top, the other being bottom. The slices of the same CLB and LUTs of the same slice have no direct connections. But rather they connect to each other and to the outside tor of the CLB through switching boxes [13].

There are two types of slices: 1) SLICEL (logic slice) and 2) SLICEM (memory slice). SLICEM can implement combinatorial logic like SLICEL, in addition to distributed RAM, or shift registers which SLICEL does not support. Each CLB consists of one SLICEL and one SLICEM or two SLICELs. Slices are arranged in columns and each column consists the of the same type of slices, i.e., either SLICEM or SLICEL. Moreover, the two slices of the same CLB do not belong to the same column but to two adjacent columns.

117 B. Physical Unclonable Functions

PUFs can be classified into weak and strong categories. Weak PUFs have a linear number of CRPs relative to the challenge bitwidth, while strong PUFs have an exponential number of CRPs. Three key metrics used to evaluate PUFs are reliability, uniformity, and uniqueness. Reliability aims for a 100% match between responses obtained under different conditions and a precollected golden response. Uniformity measures the distribution of "1" bit in the response, ideally aiming for 50% to avoid biases. Uniqueness assesses the similarity of PUF responses on different integrated circuits (ICs). Ideally, the outputs of different PUFs should appear random when compared, resulting in a uniqueness metric of 50% [4], [5], [6], [30] [7], [8], [9].

PUFs are known to be broken by modeling attacks. In order mitigate the attacks, the same PUFs can be used as a buildmitigate the attacks, the same PUFs can be used as a buildmitigate the attacks, the same PUFs as shown in [6]. Our goal in this letter is to show how the basic main quality metrics for PUFs get affected by the use of runtime reconfiguration. The degradation of these metrics, especially the reliability would make attacks easier. Hence, the first step for building ML-resilient PUFs is to ensure that all the main metrics are in the acceptable range.

140 III. CHARACTERIZATION FRAMEWORK

To perform our characterization, we implement a framework consisting of a static design and PRRs. The PRRs are used day to dynamically load the PUFs at runtime and are distributed day over the whole chip area. Moreover, each PUF is implemented dover the whole chip area. Moreover, each PUF is implemented design. This ensures that 1) any effect of DPR is discovered design. This ensures that 1) any effect of DPR is discovered different areas are discovered. This is of high importance as knowing these effects upfront helps in making design decisions to as we discuss in Section IV-D.

As for the static design, it has a PUF control unit, RAM, and UART. The PUF control unit is used to feed the PUFs with



Fig. 1. PUFs studied in this letter (a) weak ROPUF and (b) strong PLPUF.



Fig. 2. Placement of PUFs through constraints for (a) ROPUF and (b) PLPUF.

challenges, enable or disable them, and collect the responses ¹⁵³ based on the challenges. The collected responses are stored in ¹⁵⁴ RAM until they are forwarded to a PC using UART. All these ¹⁵⁵ components are not device specific. Hence, our framework can ¹⁵⁶ be easily adapted to any FPGA. ¹⁵⁷

Fig. 1 shows the PUFs studied in this letter. We focus on one 158 strong PUF and one weak PUF. We choose two PUFs that are easy to implement on FPGAs with minimal overhead. For the weak PUF, we choose the ring oscillator PUF (ROPUF) [7]. 161 To produce one PUF bit using ROPUF on FPGA, two ring 162 oscillators are implemented using LUTs. Based on which of 163 the two has a higher frequency, the bit is either "0" or "1." 164 For the strong PUF we use the pseudo linear feedback shift register PUF (PLPUF) [5]. It is implemented on FPGAs with 166 the same structure as a linear feedback shift register (LFSR) 167 but using combinatorial logic instead of sequential (hence the 168 pseudo part of the name). 169

The VHDL codes for designing both ROPUF and PLPUF 170 are simple. The main effort for designing PUFs with good 171 quality metrics lies in the placement constraints. Thus, ensuring that the performance is mainly influenced by the manufacturing deviations and not by the place and route done by 174 the synthesis tool. 175

ROPUF is implemented using three columns as shown in 176 Fig. 2(a). Two top columns (C_0 and C_2) are used to implement 177 the ROs and their respective counters. The middle bottom column (C_1) has only the comparator. Each RO is built using 4 179 LUTs and hence fits within one slice. This placement ensures 180 that the frequency of each RO is only governed by the manufacturing deviations. If we use a mix of top and bottom 182 columns to implement the ROs the routing to the switch box 183 would be different. In general, top columns have longer paths 184 and hence will have lower frequency when used as ROs. 185 Moreover, we only include SLICEL type and ignore SLICEM 186 type, as each of them has a different internal structure, which 187 leads to differences in the achieved frequency. 188

PLPUF is implemented on a single slice column as shown 189 in Fig. 2(b). It consists of nine slices in a chain. Slice₀ 190



Fig. 3. Performance of PLPUF degrades significantly when used as a secondary design, especially with the increase of static routing crossing the PRR. (a) Uniqueness ideally 50%. (b) Uniformity ideally 50%. (c) Reliability ideally 100%. (d) Intra-chip HD ideally 50%.

¹⁹¹ implements the XOR function while the rest of the slices imple-¹⁹² ment the pseudo shift register. Slice₁ till Slice₈ implement the ¹⁹³ 32 stages L_i of the LFSR in increasing order. Slice₁ imple-¹⁹⁴ ments L_0 till L_3 and it continues till Slice₈, which implements ¹⁹⁵ L_{28} till L_{31} . Within each slice, the L_i with the smallest *i* is ¹⁹⁶ assigned to LUT_A. L_{i+1}, \ldots, L_{i+3} are then assigned to LUT_B, ¹⁹⁷ ..., LUT_D. This highly regular chain structure is used to nor-¹⁹⁸ malize the delays between the LUTs. If the LUTs would be ¹⁹⁹ randomly placed, the delay will not be governed by the process ²⁰⁰ variations but rather by the routing between the LUTs. Hence, ²⁰¹ it would significantly degrade the uniqueness. Moreover, the ²⁰² flip-flops to store the results are placed in the same column to ²⁰³ keep the delay in the PUF at the same level.

IV. EVALUATION

The designed framework is then uploaded to four different VC707 boards containing Xilinx Virtex-7 FPGAs. The floorplan of the FPGA is partitioned into 14 PRR areas, arranged as a 2-D grid $X_i Y_j$, $i \in [0,1]$, $j \in [0,6]$. The PUFs are implemented as primary and secondary designs and are loaded into the different PRR areas, and the results are collected by the results are collected by the PUF to calculate the three PUF metrics. We collect 256 CRPs from each PUF implemented on each PRR and we repeat the CRP generation process 100 times to evaluate uniformity, uniqueness, intrachip Hamming distance, and reliability.

215 A. Performance of Strong PLPUF

204

For PLPUF, the different PRR areas on the FPGA did not affect the PUF performance. The performance using the different PRRs over the different FPGAs was always near He ideal values for uniqueness, uniformity, and reliability. However, we noticed significantly worse reliability and slightly worse uniqueness and uniformity when PLPUF is used as a secondary design instead of a primary design.

We investigated this further, by making each PRR include static routing from the neighboring PRRs. We increase static routing by making a communication channel between two PRRs that are separated by another PRR. For example, PRR X_0Y_0 communicates with PRR X_0Y_2 which PRR X_0Y_1 separates them. The communication would probably be routed at least partially through the PRR separating them. We run several trials where the communication channel bitwidth changes from 0, i.e., no communication is included till 64 bits of data being transmitted.

Fig. 3 shows the results. For both primary and secondary designs when the signals crossing the PRR increase the PUF performance degrades. However, for the primary design, the degradation of all cases stays within the limit of 1%. For the secondary design, the performance is always inferior to their primary design counterpart. Additionally, the performance from one case to another degrades significantly up to 5% which is more than the 1% limit of the primary one. Only the intrachip Hamming distance does not show any degradation. However, this is misleading as with the increase of the



Fig. 4. Plot of the Floorplan for the Virtex-7 FPGA from VC707; highlighted in red is the area where placing ROPUF results in the worst performance.

static routing, the response is governed by the routing and ²⁴³ not the manufacturing differences. Each region has its distinct ²⁴⁴ routing leading to each PUF having distinct responses. Hence, ²⁴⁵ the intrachip Hamming distance stays the same. ²⁴⁶

B. Performance of Weak ROPUF

As for ROPUF, there was no difference between primary 248 and secondary design regarding the behavior. However, different areas of the FPGA resulted in different performances. For 250 the two regions, X_1Y_5 and X_1Y_6 of the FPGA (highlighted in 251 red in Fig. 4) the performance of the PUF extremely degrades 252 on both FPGAs used to test the PUFs. We note that these two 253 regions are the regions where all the BUFG primitives are 254 located. BUFG is a high fanout buffer used to drive the clock. 255 We investigate further the effect of the increase in usage of 256 BUFG on the PUF performance. 257

Fig. 5 shows the results of the performance metrics, once for 258 the X_1Y_5/X_1Y_6 regions as both had similar bad performance 259 and once for the average case of all the other regions. We have 260 five different runs with different BUFG utilization from 12.5% 261 to 62.5%. For the two regions where the BUFG resources 262 are located, the uniqueness and uniformity are extremely bad. 263 Moreover, they degrade with the increase of the BUFG uti- 264 lization which shows that the counters get heavily influenced 265 by the noise from the BUFG primitives. The reliability is very 266 high, however, this is misleading. The high value comes from 267 the fact that most of the bits are stuck at zero not that the out- 268 put is random and stable. For the other regions, the change in 269 the value of the three metrics fluctuates in a very small range 270 which cannot be seen of any statistical relevance. 271

C. Comparison to Related Work

Related works focusing on characterizing the implementation of PUFs on FPGAs exist; Table I shows the comparison 274 with them. All are limited to studying only one type either 275 weak PUFs or strong PUFs. Moreover, they do not study 276 the effect of the clock routing, i.e., usage of BUFG on the 277 PUF performance. Additionally, [4] does not use DPR, and 278 while [7] uses DPR, they do not study the effect of using 279 PUFs as a secondary design on the performance of the PUF. 280

In general, each of the related works targets something ²⁸¹ different. Sahoo et al. [4] tried to find the best implemen- ²⁸² tation method for Arbiter PUF on FPGA, Herkle et al. [7] ²⁸³ tried to find the best slice type for RO-PUF implementation, ²⁸⁴ Herkle et al. [8] tried to find the best method to gather ²⁸⁵

247

272



Fig. 5. ROPUF sensitivity to area on chip: areas X_1Y_5/X_1Y_6 suffer from degradation with the increase of the usage of the clock BUFG primitive. (a) Uniqueness ideally 50%. (b) Uniformity ideally 50%. (c) Reliability ideally 100%. (d) Intrachip HD ideally 50%.

TABLE I COMPARISON TO RELATED WORK

| | Weak PUFs | Strong PUFs | Using DPR | Clock routing effects | Secondary design |
|----------|--------------|----------------|--------------|--------------------------|---------------------|
| Our work | 1 | 1 | 1 | ✓ | 1 |
| Ref. [4] | X | 1 | X | × | × |
| Ref. [7] | 1 | X | 1 | × | × |
| Ref. [8] | 1 | X | × | × | × |
| Ref. [9] | 1 | × | × | × | × |

the CRPs with minimal overhead from FPGAs, finally,
Hesselbarth et al. [9] studied the temperature effects on PUFs
implemented on FPGAs. Our work complements all of them
by studying both the effect of DPR and the effect of clock
routing.

291 D. Discussion

Both ROPUF and PLPUF suffered from performance degra-292 293 dation. However, both PUFs were affected by different rea-294 sons. For PLPUF, using it as a secondary design causes 295 performance degradation as the routing within the PRRs is ²⁹⁶ optimized for the primary design, not for the secondary design. ²⁹⁷ As mentioned in Section III, PLPUF is implemented as a ²⁹⁸ chain. This chain is highly optimized to have a structure as reg-²⁹⁹ ular as possible. However, when the routing is not optimized 300 for this regular structure, nonoptimum routing introduces more 301 noise to the delay paths of the PUF. Consequently, the reli-302 ability gets severely affected as seen in Fig. 3. Moreover, ³⁰³ the uniqueness also gets affected, as the response is mainly governed by the routing on the FPGA than by the process vari-304 305 ations of the FPGA chips. Finally, when more static routing ³⁰⁶ has to pass within the PRR, the PLPUF performance degrades. 307 This degradation is very low for the case of primary design, while it is more pronounced for the case of secondary design. 308 In contrast, ROPUF is not affected by DPR as its out-309 310 put relies mainly on the LUT latency when operating as an 311 RO. It is, however, extremely sensitive to the area where it 312 is implemented. Even when implementing ROs of ROPUFs 313 exclusively using top SLICEL columns, to equalize any bias 314 from using asymmetric combinations, we saw a degradation 315 of Uniqueness and Uniformity for a certain area of the FPGAs 316 containing the regions X_1Y_5/X_1Y_6 . The degradation seems to 317 be caused by the noise from the BUFG primitives contained 318 in these two regions, as with increasing the utilization of 319 the primitives the degradation increased. Mainly the counter, 320 which is the final stage of the RO-PUF, is affected by the noise 321 and causes the performance degradation. For the rest of the 322 FPGA, no degradation occurred, as they are far enough from 323 the resources.

No significant changes were observed when modifying the areas and BUFG utilization for PLPUF, or when adjusting static routing for ROPUF used as a secondary design. These results were excluded for brevity. Limited information on FPGA manufacturers' routing, noise, and technologies restricts our explanation.

V. CONCLUSION

330

In this letter, we tackle the characterization of PUFs when 331 used as reconfigurable accelerators on FPGAs. Our results 332 show that for ROPUF, it is very important to choose the area 333 on-chip where the PRR is used for implementing ROPUF to 334 keep good performance. It is of utmost importance to keep the 335 ROPUFs implemented away from the area where the clock 336 resources are located, otherwise, the performance degrades. 337 As for PLPUF, it should be implemented as a primary design 338 in order not to degrade the quality metrics. As when it was 339 implemented as a secondary design, the reliability degrades 340 significantly. The degradation of the performance increases 341 in relation to the amount of static routing passing within 342 the PRR. In comparison to the state-of-the-art, we are the 343 first to study the effects of runtime reconfiguration on PUF 344 performance. 345

Acknowledgment

The authors thank Zhiyao Wang for helping to implement 347 the PUFs for the VC707 board. 348

REFERENCES

349

346

- Xilinx. Partial Reconfiguration UG (v2018.1). (2018). [Online]. 350 Available: https://docs.xilinx.com/v/u/ZI5fjL~KOubo_96KHVIxdg 351
- [2] A. Hassan, H. Mostafa, H. A. H. Fahmy, and Y. Ismail, "Exploiting the 352 dynamic partial reconfiguration on NoC-based FPGA," in *Proc. NGCAS*, 353 2017, pp. 277–280.
- J. Henkel, J. Becker, and L. Bauer, "Adaptive application-specific invasive micro-architectures," in *Invasive Computing*. Boca Raton, FL, USA: 356
 FAU Univ. Press, 2022. 357
- [4] D. P. Sahoo, R. S. Chakraborty, and D. Mukhopadhyay, "Towards ideal asse arbiter PUF design on Xilinx FPGA: A practitioner's perspective," in 359 *Proc. DSD*, 2015, pp. 559–562.
- Y. Hori, H. Kang, T. Katashita, and A. Satoh, "Pseudo-LFSR PUF: 361 A compact, efficient and reliable physical unclonable function," in *Proc.* 362 *ReConFig*, 2011, pp. 223–228.
- [6] H. Nassar, L. Bauer, and J. Henkel, "CaPUF: Cascaded PUF 364 structure for machine learning resiliency," *IEEE Trans. Comput.*- 365 *Aided Design Integr. Circuits Syst.*, vol. 41, no. 11, pp. 4349–4360, 366 Nov. 2022. 367
- [7] A. Herkle, H. Mandry, J. Becker, and M. Ortmanns, "In-depth analysis and enhancements of RO-PUFs with a partial reconfiguration framework on Xilinx Zynq-7000 SoC FPGAs," in *Proc. HOST*, 2019, 370 pp. 238–247. 371
- [8] A. Herkle, P. Rossak, H. Mandry, J. Becker, and M. Ortmanns, 372 "Comparison of measurement and readout strategies for RO-PUFS on 373 Xilinx Zynq-7000 SoC FPGAs," in *Proc. ISCAS*, 2020, pp. 1–5. 374
- [9] R. Hesselbarth, F. Wilde, C. Gu, and N. Hanley, "Large scale RO PUF 375 analysis over slice type, evaluation time and temperature on 28nm Xilinx 376 FPGAs," in *Proc. HOST*, 2018, pp. 126–133.
- [10] J. Kong, F. Koushanfar, P. K. Pendyala, A.-R. Sadeghi, and 378 C. Wachsmann, "PUFatt: Embedded platform attestation based on novel 379 processor-based PUFs," in *Proc. DAC*, 2014, pp. 1–6. 380
- [11] J. Vliegen, M. M. Rabbani, M. Conti, and N. Mentens, "SACHa: 381 Self-attestation of configurable hardware," in *Proc. DATE*, 2019, 382 pp. 746–751. 383
- K.-U. Müller, R. Ulrich, A. Stanitzki, and R. Kokozinski, "Enabling 384 secure boot functionality by using physical unclonable functions," in 385 *Proc. PRIME*, 2018, pp. 81–84.
- [13] Xilinx. 7 Series FPGAs Configurable Logic Block UG (v1.8). (2017). 387
 [Online]. Available: https://docs.xilinx.com/v/u/en-US/ug474_7Series_ 388
 CLB 389