Werner Dilger Fidunhofer-Institut fur Inforniations - und Datonverarbeit u n g D-7500 Karlsruhe 1

ABSTRACT

An associative processor for theorem proving in first order logic is described. It. is designed on the basis of the deduction plan method, introduced by *Cox* and Pietrzykowski. The main features of this method are the separation of unification from deduction and the incorporation of a method for intelligent backtracking- This kind of backtracking is based on a special unification procedure. An improved version of this unitization procedure is given, which outputs a unification graph with constraints. In the case of a unification conflict, sufficient infonnation for a di re c ted backtracking step can be gained f r om the unifiest i o n g r a p h. According t o the deduction plan method, the ASSIP-T memory consists of two parts, one for the deduction plan and the other for the unification graph. ASSIP-T can perform deduction and unification in parallel. Both m e m o ry parts consist of. a set of subparts each of which keeps the information about clauses or terms, respectively . A subpart is a 1i n e a r a r r ay of cell s pr o v i d e d with a control u n i t a nd can be re q a rd e d as a subprocessor.

1 . In Production

The progress of microelectronics allows the realizations of more and more powerful processors for special purposes. One such type of processors is the associative processor. Its associative memory allows content oriented parallel access to the data stored in it . This makes the associadata stored in it. This makes the associa-
tive processors well suited for pattern handling processes. In artificial intelligence e.g., most processes are pattern directed deductions. One of it is theorem proving. In this paper a model of an associative processor is described which is able to prove theorems of first order logic . It is designed on the basis of the deduction plan method, i.e. it incorporates a method for intelligent backtracking.

After some basic definitions in the second section, the deduction plan method is described. The special unification procedure used within this method follows. The output of this procedure is a unifica-

Hans-Albert Schneide r Computer Science Department University of Kaiserslautern Postfach 3 04 9 D-6750 Kaisorslautern

tion graph with constraints. In the case of a unification conflict, the unification graph gives sufficient information for a directed backtracking step. This is described in section 5. Then the structure of the ASSIP-T processor which is aimed to perform the deduction plan method is described. Section 7 gives the data structures which are to be mapped on the ASSIP-T memory. Finally, the representation of the data structures in the ASSIP-T memory is sketched.

$2.$ Basic Delinitions

A labelled graph is a triple G = $(V(G), I(G), E(G))$ where $V(G), I(G)$, and $E(G)$ are the sets of nodes, labels, and edges respectively. A path of length n in G is a sequence $\mathbf{w} = \mathbf{v_1}^T \mathbf{e_1}^T \mathbf{v_2}^T \mathbf{e_2}^T \cdots$ e_{n} , v_{n+1} (n20) with $v_{j} \in V(G)$ and $e_{j} \in E(G)$. If $v_1 = v_{n+1}$, the path is called closed. A closed path which contains each inner node at most once is called a cycle.

Assume there are given disjoint alphabets of variables, function symbols and predicate symbols. Each function and predicate symbol has an arity. A constant is a O-ary function symbol. An expression is a variable or a term. A term is a constant or a string of the form $f(q_1, ..., q_n)$, where
f is an n-ary function symbol $(n²)$ and q_1, \ldots, q are expressions. An atom is a
string of the form $P(q_1, \ldots, q_n)$, where P
is an n-ary predicate symbol $\langle \hat{n} \div \hat{o} \rangle$ and q₁,...,q are expressions. If A is an atom,
then A and -A are *literals*. A *clause* is a finite set of literals. The empty clause is denoted by \Box .

A constraint is a set consisting of two expressions. A set of constraints is called a constraint set. If y and q are expressions (terms), then p is a subexpression (subterm) of q if $p = q$ or $q =$ $f(q_1,\ldots,q_n)$ and p is a subexpression (subterm) of one of the q_1 . An expression (term)
p is a subexpression $\frac{1}{2}$ (subterm) of a constraint set C, if there is a constraint $\{q_1, q_2\}$ in C such that p is a subexpression (subterm) of q_1 or of q_2 . The set of all
subexpressions of C is denoted by SEXPR(C).

A substitution is a finite set of pairs (v,q) , denoted by v/q , where v is a variable and q an expression and $v \neq q$. Application of a substitution $\sigma =$ $\{\overline{v}_1/q_1,\ldots,\overline{v}_n/q_n\}$ to an expression or a Hiteral p is the replacement of each occurrence of v_i in p by q_i , for all $i = 1, ..., n$. σ is called a remaining if q_1, \ldots, q_n are pairwise different variables and (v_1, \ldots, v_n) (1 $\{q_1, \ldots, q_n\} = \emptyset$. A
clause c1 is called a *variant* of a clause
c1 if c1 and c1 have no variables in
common and there ² is a renaming σ such
that c1 = $\sigma c1$, If $E = \{p_1, \ldots, p_m\}$ is a
set o is called a unifier of E, if \log_1 = ...
- \log_2 E is then called unifiable. σ is
called a most general unifier of E if for each unifier i there is a unifier p such that $\tau = \sigma \cdot \rho$.

Let $C = \{c_1, \ldots, c_n\}$ be a constraint set. The set BE(C) of Boolean expressions over C is defined by

-
- 1. 0, 1, c₁, ..., c₁ E BE(c).

2. Il B₁, B₂ C BE(C), then $(B_1 \vee B_2)$.
	- $(\begin{smallmatrix} \mathbf{B}_1 & \mathbf{A} & \mathbf{B}_2 \end{smallmatrix}) \ \in \ \mathsf{BE}\,(\mathbb{C})\;,$

3. BE(C) contains no other elements.

Deduction Plans

The deduction plan method is a resolution based method, i.e. a refutation method. It starts with a set of clauses and tries to construct a "closed" and "correct" deduction plan. If it succeeds, the clause set is proved to be unsatisfiable. The central idea of the method is to separate deduction from unification. This allows the application of a special unification algorithm which, in the case of a unification conflict, not simply stops with failure, rather it yields information about the causes of unification conflicts, namely certain deduction steps, which then can be reset. In section 5 this way of processing is called "intelligent backtracking

The nodes of the deduction plan are the input clauses and eventually variants of them. Two clauses can be connected by an edge if they contain literals with the same precidate symbol but different signs (negated or not negated). Therefore a (labelled) edge between two clauses cl and cl_2 is a triple $(cl_1 (t,u,v)$, cl_2),

where u and v are literals in cl_1 and cl_2 respectively, satisfying the condition on their predicate symbols and negation signs, t is the type of the edge. There are two types of edges: SUB and RED. All $edges$ are of type $\tilde{\mathbf{A}}$ B except those refering backward to a clause which is already in use. If each literal in each clause included in the plan occurs in an edge, the deduction plan is closed. If the set

of pairs of torms arising f r o m t h e pairing of literals by edges is uniliable, the deduction plan is correct. Cf. for this section (Cox and Pietrzykowski 1979) a n d (Cox and Pietrzykowski 19 81).

Def in ition

Let S be a set of input clauses and $L =$ U cl. A deduction graph on S is a graph $c1Cs$

 $G = (V(G), I(G), E(G))$ which has the variants of S as node set $V(G)$, $T(G) \subseteq (SUB, RED\} \times L \times L$ with: if $e = [c1]$, b , $c1$ ₂) \in E(G) then $b =$

type of the edge e, a the *starting literal* and v the *target literal.* A literal u of a clause cl is called *key literal* iff there is an incoming edge with type SUB and target literal u. Each literal u of a clause cl is called a *sub problem* iff it is not a key literal. A subproblem u E cl is *open* iff there is no outcoming edge with starting literal u. A subproblem u is called *closed* iff it is no t. o pen . o s (G) 1 s the set of open subproblems of a deduction graph G. G is called *closed,* iff os(G) - 0. A node cl is called *predecessor* of

a node cl ., iff there is a path from cl

to d_{η} which contains only edges of type

SUB (SUB-path). If u is the starting literal of the first edge of a SUB-path from cl to cl2 , then u is called *preceding literal* of cl2 and cl2 is called *successor* of c 1 .

We omit the definition of the deduction plan here. It is a deduction graph which is constructed by a number of deduction steps, i.e. edge drawing steps, starting from a basic plan which consists of one node only.

Example

```
S = \{ \{ P(x), Q(y), R(f(x,y)) \} \}\{-P(g(x)) , V(x) \}\{-P(g(x)) , -V(x) \}\{-Q(x), S(x), -T(x)\},(-5(a)),
     \{-s(b)\},\(T(b)),
      (-R(x))
```
is a set of eight input clauses. Figure 1 shows a closed deduction plan for S. The edges are drawn in such a way that they begin beyond the starting literal and point to the target literal. Therefore they are only labelled by their type and, beyond it, by the numbers of the steps in the plan construction within which the edges were drawn. The literals and $-R(x₅)$ are key literals, the other

literals are subproblems. The first clause in S is the basic node, it is a predecessor

of all nodes.

Figure 1: A closed deduction plan

Detinition

Let G be a deduction plan and e an edge of G with label (t,u,v), where (omitting the sign) $u = P(u_1, ..., u_n)$, $v = P(v_1, ..., v_n)$ $(n,0)$. To e a constraint set $C(e)$ is assigned by

$$
C(e) = \{ \{u_1, v_1\}, \dots, \{u_n, v_n\} \}
$$

A constraint set $C(G)$ is assigned to G by
 $C(G) = -C(e)$

 $\mathbf{e} \in \mathbf{E}(\mathbf{G})$.

G is called correct iff C(G) is unifiable. θ (G) denotes the most general unifier of C(G), 0(G)os(G) in the clause derived from G. If G is closed, the clause derived from G is the empty clause.

Soundness and completeness of the doduction plan method are shown in the references given above.

4. Unilication Graphs With Constraints

Unification by means of unification graphs with constraints is closely related to the unification method of Cox, (Cox 1981). It simplifies this method but is still sound and complete. Cf. for this section (Dilger and Janson 1983) and (Dilger and Janson 1984).

The unification process starts with a constraint set C. By two stops, the transformation step and the sorting step, it yields a unification graph with constraints, UWC for short, for C. A UWC consists of

- the node set $V(UwC) =$ SEXPR(C)

- the label set $1(0 \le C) = 2C$
- the edge set $E(UwC) = EU(UwC)$ U ED (UwC) where $EU(UwC) = V(UwC) \times (2^C - {\phi}) \times V(UwC)$ and ED(UwC) $\overline{\subseteq}$ V(UwC) \times $\{\phi\}$ $\forall V(UwC)$

EU(UwC) is a set of undirected edges,

ED(UWC) a set of directed edges. Construction of UwC starts with the initial graph UwC_T which consists only of the nodes.

EU(UwC) is determined in the transformation step, ED (UwC) in the sorting step.

Definition

A path in UwC which contains only edges from EU(DwC) is called a connection. A connection $v = p_1, e_1, \ldots, e_n, p_{n+1}$ is called simple iff $p_i + p_j$ for all i , (E) i jen(1). A closed path in UwC which contains at least one edge from ED(UwC) is called a *loop.* A loop is called simple iff $p_j + p_j$ for all i,j such that $1 \leq i \leq j \leq n+1$. If e = (p,a,q) is an edge in $E(UwC)$, then a is called the value of e_7 denoted val(e) = a. Let $w = p_1 e e_1 e_1 \cdots e_n e_{n+1}$ be a path in UwC. Then the value of w is

$$
\text{val}(\mathbf{w}) = \begin{bmatrix} n \\ 0 \\ i-1 \end{bmatrix} \text{val}(\mathbf{e}_j)
$$

The transformation step

The algorithm of the transformation step can be found in (Dilger and Janson 1984). It draws undirected edges between the nodes in the following way: If $e_i \times \{p_i, q\}$ is a constraint, the nodes p and q are connected by the edge $e = (p, \{e_1\}, q)$. This results in a (possibly empty) set of new constraints, which are treated later on in the same way.

Example

Let $C = \{c_1, c_2\}$ be a constraint set with

 $c_1 = \{G(s, z), G(u, P(y, y))\}$

 $c_{\gamma} = \{u, F(y, G(s, z))\}$

The initial UwC consists only of the nodes SEXPR(C) and is shown in figure 2. The first constraint c₁ is removed, an appropriate undirected édge is added to the UwC and the new constraints {s,u} and $\{z, F(y, y)\}$ are added to the constraint set.

Now the second constraint is removed from the constraint set. Because u is a variable, there cannot be formed any new constraints, only an edge is added to the UWC. The remaining two constraints are treated as the second one. Because they had their origin in the first constraint,

$$
G(s,x)
$$
 $G(u, F(y,y))$ x $F(y,y)$

 $F(y, G(s, z))$ × $\pmb{\epsilon}$ \mathbf{u}

Figure 2: The initial UwC for the constraint set C

the edges in the UwC arc labelled by $\{c\}$. At the end of the transformation step the UwC has the form represented in figure J.

The sorting step

The transformation step classifies the nodes of UwC in such a way that two nodes be 1 o n g to the same c 1 a s s if f the re is a connection between them. In the example *above* we have four classes. In the sorting step, firsta graph U is constructed which consists of these classes as nodes and which has a directed edge labelled by f from class X to class *Y* if f there is a term $f(p_1, \ldots, p_n)$ in X and an expression $_{P}$, (i f { 1, . . . ,n)) in Y.

$$
\frac{\{c_1\}}{G(s,z)}\qquad \qquad \frac{\{c_1\}}{G(u,F(y,y))}\qquad \qquad \frac{\{c_1\}}{z}\qquad \qquad \frac{\{c_1\}}{F(y,y)}\\
$$

s
u
F(y,6(s,z))

$$
f_{\epsilon_{1}}
$$
 y

Figure 3: The UwC at the end of the transformation step

Figure 4: The graph U for the UwC

Figure 5: The complete UwC at the end of the sorting step

This graph is shown for the example in figure 4. Now the edges of U which belong to a cycle are added to the UwC as edges between the appropriate nodes and labelled by 0. So we get the complete UwC of figure 5 .

Soundness and completeness of the unification algorithm are proved in (Dilger and J a n s o n 1984). The main theorem is : A constraint set C is unifiable iff all terms in UwC which are connected by a simple connection begin with the same function symbol and UwC contain s n o s i ra p1e 1o o p s.

Thus, e.g., our example constraint set is not uni fi able because the UwC of figure $\frac{1}{2}$ contains a simp 1 e 1 oop.

S. In tellig cnt Backtracking

If during the unification process a unification conflict has been detected, i.e. a clash (unification of terms with different function symbols) or a cycle, the actual deduction plan is not correct. One or several steps in the construction have to be reset in order to get a correct plan. By means of the information kept by the UwC these steps can be determined immediately. The numbers of the deduction steps are contained in the labels of the undirected edges of UWC. Therefore, we have to examine the values of certain paths through UwC. First, the relevant values are gathered in the sets ATTACH and LOOP.

```
ATTACH := \{ a \subseteq C \mid a \text{ is the value of } a \text{ simple } \}connection in UwC between
                     terms p and q with differ-
                     ent function symbols}
```

```
:= \{a \subset C \mid a \text{ is the value of } a\}LOOP
                       simple loop in UWC)
```
We define:

$$
B_{\text{ATTACH}} := \begin{array}{cc} 0 & \Sigma & c \\ a \in \text{ATTACH } c \in a \end{array}
$$

 $\Sigma - c$ \mathbf{u} B_{LOOP} \pm a∈LOOP $c \in A$

 $\mathbf{B}_{\text{ATTACH}}$ \wedge \mathbf{B}_{LOOP} B_{UNIF}

The minimal disjunctive normal form of B_{UNIF} has the form

 $B_{UNIF}^* = B_1$ V...V B_k

for some k=1, where each B, is a conjunctive term. From B_{UNIF} the minimal conflict sets are determined by

$$
\begin{array}{rcl}\n\text{mcs} & \text{if} & \text{if} & \text{if} \\
\text{if} & \text{if} & \text{if} \\
\text{if} & \text{if} & \text{if} \\
\text{if} & \text{if} \\
\text{if} & \text{if} \\
\end{array}
$$

For details of. (Dilger and Janson 1984).

Example

Consider the deduction plan of section 3, represented in figure 1. Following the edges according to their numbers we get the constraints

 $\mathbf{1}:=\{\mathbf{x}_{\frac{1}{4}}\in\mathbb{Q}\left(\mathbf{x}_{\frac{1}{2}}\right)\}$ $2x - \{x_0, x_0\}$ $3: \{g(x_2), x_1\}$ $4: \{\mathbf{y}_1, \mathbf{x}_4\}$ $5: \{x_4, -a\}$ 6: $\{x_{A}^{i}, b\}$ 7: $\{f(x_1, y_1), x_2\}$

The UwC for these constraints is shown in figure 6. It has no directed edges. because the graph O, constructed in the sorting step, contains no eyeles.

There is a clash in the UwC, namely a simple connection between a and b. There-The core of the contract the core of the 5 $V_0 = B_{\text{UNIF}}^{\dagger}$ and mas₁ = (5) , acs₂ + 36).

Figure 6: A complete UwC

Figure 7: A closed correct deduction plan

Backtracking is performed as follows . Take for the backtracking step mes = $\{S\}$ Edge number fj and node $-S(a)$ are removed from the plan. Thereby, the literal $S(x.)$ be comes an open subprobleni. But there

is another clause in the input clause set which fits so close the literal, namely $\{-S(b)\}.$ This yields the closed correct deduction plan of figure 7. Thn reader is invited to check that backtracking with .ncs $2 - \{6\}$ does not result in a closed plan .

6. The structure Of ASSIP-T.

In che deduction plan method, deduction and unification are separated from each other. For deduction, the data struc ture "do duction plan" is used, for unific dti on the data structure "utiif i cation

Figure 8 : The structure of ASSIP-T

gr, iph wiih constrain Ls". In ASS1P-T, both are kept in appropriate points of the ass o dativ e m e in o r y . Thus, t h e ass o c i a t i v e memory is divided in two main parts, AMI for the deduction plan and AM2 for the UwC, of. figure 0. The control unitof the process or consists offol 11 r components: - the he a d co nt ro 1 HC

- two sub controls SC1 and SC2
- a c o nventi o rial mem o ry CM

The ot.h can work in parallel and this is useful Th y te r , during UwC a b only parallel access to the data in the anĭ ack assoc**^a** t w o o n e f u by e sub controls operate on the UwC. an work independently froin each but under control of HC, so they the initial construction of the d during its reconstruction after trackin g step. Thus, we h a v e n o t ative memories, rather there are rther steps to parallel processing: the parallel treatment of dedue-

tion plan and UwC, the other by the use of SCI and SC2 in parallel. For details ef. (Dilger and Schneider 1985). For an introduction to and a survey on the field of associative processors of. (Fu and (chikawa 1982), (Kohonen 1984), (Parhami 1973) and (You and Fung 1975).

7. Associative Memory Oriented Data Structures

Several data structures are used for un associative memory oriented representation of deduction plans and UwCs, i.e. representations that can easily be mapped on associative memories. The design principies for the data structures are:

- 1. Deduction plan and UwC both being graphs - are taken as sets of nodes together with their edges.
- 2. A clause together with all its variants in represented as only one data object and therein their constant part is represented only once. The same holds for the terms of the UWC.

Due to lack of space we omit the data structures, which can be found in (Dilger and Schneider 1985), and only give some idea of them.

For each literal, we keep in its variants-part the edges to other literals, represented by the target literals and the edge labels, because in fact they are drawn between variants of clauses. This way of storing edges can be thought to be similar to the way they are drawn e.g. in figure 1.

The nodes of the UWC are variants of expressions. Therefore, we store all expressions which are variants of one another in the same part of AM2 (of, section 8) together with the edges incident of them.

Because we build variants by just indexing the variables (c). figure 1). we are able to represent the information "edge e is incident to node t" by simply storing the index of t's variables at e. too. Storing directed adges is done in a most efficient way, which just needs one bit for each argument of the respective tional.

8. Representation And Handling Of The Data Structures In The ASSIP-T Memory

We will sketch here the representation of the UwC in the memory part AM2. It is similar for the deduction plan. AM2 is divided into several parts, one for each object of type EXPRESSION (that is, an expression, its variants and the edges incident to them). Every AM2-part consists of a linear array of cells and is provided with a special control, called

the "EXP-control". The entries in an object of type EXPRESSION can all be represented by the data types INTEGER and BOOLEAN, Therefore all cells of the AM'parts have the same form. They consist of

- a logical unit - a control bit
- a 4 bit flag register
- a 32 bit data register

of, figure 9. The purpose of the Flag register is to characterize the type of information which actually is stored in the data register, e.g. index and class of variants, information about edges etc. Thus, each cell can store an arbitrary part of an EXPRESSION.

Figure 9: A subprocessor cell of ASSIP-T

The EXP-control has to perform entry, change and query instructions on the components of an object of type EXPRESSION. The head control on the other hand just has to broadcast information to the AM.'parts and to gather it from them by means of instructions like

"FOR ALL sexpressions WITH conditions

DO - instruction."

"FOR ONE Cexpression> WITH condition> OP.

DO sinstruction?"

Thus, the two-level organisation of the ASSIP-T memory corresponds to a two-level evaluation of the instructions.

 $\Omega_{\rm{H}}$ Conclusion

As far as we know there is no other approach similar to ours. The architecture of the fifth generation inference machine is data flow oriented and does not take into consideration associative access to data of. (Moto-oka and Fuchi 1983). The main problem with our approach is the storage of the unification graph because its number of edges has an upper bound. that is exponential with respect to the number of deduction steps. One may assume that this upper bound will never be reached in practice, but we have to work out another representation of the edges. By means of several head control-subcontrolgroups, we should be able to perform 0Rparallel as well as AND-parallel processing due to the separation of deduction and unification.

REFERENCES

- Cox, P.T. On determining the causes of nonunifiability . Auckland Computer Science Report No 23, University of Auckland, 1901.
- Cox, P.T. and Pietrzykowski , T. Deduction plans: A basis for intelligent backtracking. University of Waterloo Res. Rep. CS-79-41, 1979.
- Cox, P.T. and Pietrzykowski, T. Deduction plans: A basis for intelligent backtracking. <u>IEEE Trans. Pattern Ana-</u> l<u>ysis and Machine Intelligence</u>, vol . PAMI-3, (1) 1981, 5 2-65.
- Dilger, W. and Janson, A. Unifikationsgraphen als Grundlage fur intelli ge rites Backtracking. Proc. of the German Workshop on Artificial Intelligence, Informatik-Fachberichte 76, Springer-VerJag, 1983, 189-196.
- Dilger, W. and Janson, A. A unification graph with constraints for intelligent backtracking in deduction systems. Interner Bericht 100/84, Fachbereich Informatik, Universitat Kaiserslautern, 1984.
- Dilger, W. and Schneider, II.-A. A theorem proving associative processor, In preparations .
- F u , K . S . and Ichikawa, T . (e d s) Special_ computer architecture's for pattern processing. CRC Press, Boca Raton, Florida," 19 8 2.
- Kohonen, T. Self"-organizations and associative memory. Springer, Berlin, $1984.$
- Moto-oka, T. and Fuchi, K. The architec tures in the fifth generation computers. Proc. of the IFIP 83, 1983, 5 89-602.
- Parhami, B. Associative memories and processors: An overview and selected bibliography. Proc<u>. of the IEE</u>E 6.1, 1973, 722-730.
- You, S.S. and Fung, H.S. Associative processor architecture - a survey. Proc. of the Sagamore Computer Confe rence 1975.