

Neural Network Synchronous Binary Counter Using Hybrid Algorithm Training

Ravi Teja Yakkali

NXP Semiconductors Noida, India
Email: ravi.teja.4.1994@gmail.com

Dr. N S Raghava

Delhi Technological University, Delhi, India
Email: nsraghava@gmail.com

Received: 21 July 2017; Accepted: 07 August 2017; Published: 08 October 2017

Abstract—Information processing using Neural Network Counter can result in faster and accurate computation of data due to their parallel processing, learning and adaptability to various environments. In this paper, a novel 4-Bit Negative Edge Triggered Binary Synchronous Up/Down Counter using Artificial Neural Networks trained with hybrid algorithms is proposed. The Counter was built solely using logic gates and flip flops, and then they are trained using different evolutionary algorithms, with a multi objective fitness function using the back propagation learning. Thus, the device is less prone to error with a very fast convergence rate. The simulation results of proposed hybrid algorithms are compared in terms of network weights, bit-value, percentage error and variance with respect to theoretical outputs which show that the proposed counter has values close to the theoretical outputs.

Index Terms—Artificial Neural Networks, Hybrid Algorithms, Synchronous Binary Counter, Back Propagation Algorithm, Evolutionary Algorithms.

I. INTRODUCTION

Artificial Neural Networks and evolutionary algorithm techniques have been used in finding optimum solutions for many engineering applications ranging from wireless communication [1], pattern recognition to medical applications [2,31-32]. Efforts have been made to improve performance of Logic Circuits in applications of Satellite Communication, medical applications and radiation prone environment [3-5], where the devices are exposed to a huge amount of noise and distortion with a very low signal power but we still require precise and accurate signals with fast output. So in order to address these issues, we have used Neural Network as the basic building block for the design of Synchronous Counter. Neural Networks find applications in critical and sensitive environments [6]. The advantage of using Neural Network is that they learn by example and also can adapt to various environments [7-9], because of the availability of robust training algorithms, their precision,

accuracy can be controlled and data processing by the Neural Network can result in faster output due to their parallel processing nature which can be used in the design of highly reliable and fast logic circuits.

Many applications of Neural Networks have been proposed in Digital Circuits. A Neural Network has been used for Digital Signal Processing in [10] and they are also used in their fault diagnosis [11-12]. Cantonese Speech Recognition was done using Neural Network logic gate Circuit (AND, OR, NOT) which was trained using Genetic Algorithm [13]. Hopfield neural networks were used for the design of AND Circuit, the full adder, D-Latch with 4-Bit Shift Register and 4-Bit Asynchronous counter [14]. A Binary Logical Neural Network was constructed [15] in which activation function of each neuron was a combinational logic gate. Fault and radiation analysis, which involves creating a replica of original digital circuit using Neural Network, is done in [16]. A Bi-stable Memory Device and Binary Counters were created using Spiking Neural Networks in [17].

Genetic algorithm is metaheuristic algorithm based on natural selection of human beings. Particle Swarm Optimization is inspired by the movement of organisms in a bird flock [18]. Artificial Bee Colony algorithm is a swarm intelligence algorithm [19] based on the intelligent foraging behavior of honey bees. Back Propagation Algorithm [20] is applied to multilayer feed-forward Neural Net with continuous Activation Function [21]. Since, Binary Sigmoid Function [22] is used for binary input for computation of output, so back-propagation algorithm is well suited for our application. Even though evolutionary algorithms can be used to find a global optimized solution but these algorithms are unable to find a local optimized solution because of the creation of a large solution space in training neural network weights [23] and their subsequent evaluation process while back propagation algorithm is often stuck at a local best solution.

Hybrid algorithms have gained insight in giving better solutions for many engineering applications. A Hybrid Genetic Algorithm with hyper mutation and elitist

strategy has been applied to design of Automated Analog Circuit [24], a hybrid PSO for Medical Image Registration [25] and hybrid ABC algorithm with a LM algorithm for training Neural Networks in [26]. Also, Genetic algorithm has been used to design reconfigurable hardware in [6, 27] using ANN which adapts its hardware according to the environment. A hybrid variant of particle Swarm Optimization and Back Propagation Algorithm which involves PSO searching a globally optimal solution and after that, BP is searching for a locally optimal solution has been applied in [23] for training feed forward ANN in application of Iris recognition, function approximation and three bits parity problem.

But some of the hybrid algorithms also have some limitations. A hybrid algorithm which involves GA finding optimized weights after learning from Back Propagation Algorithm is presented in [28], but suffers from the problem that BP first finds a locally optimal solution and GA optimization after that may not be the best solution as solution space is restricted to a small range of values. A hybrid version of the algorithm combined with BP has been implemented [29-30] for feed forward neural Network Training but the variant of ABC-BP in [29] is computationally expensive as we have to apply the BP algorithm on every habitat generated by Artificial Bee Colony Algorithm.

In order to address these issues, we have employed the model similar to the one used in [23] in which instead of initializing the weights randomly as in case of the Back Propagation algorithm, first a globally optimal solution is found using Genetic, Particle Swarm Optimization, Artificial Bee Colony Algorithms and then a local search is performed on best solution obtained from these using the back propagation algorithm. The algorithm ensures a faster convergence rate and a better optimal solution.

The aim of the paper is to apply hybrid training algorithms; Genetic, particle swarm optimization and artificial bee colony with back propagation learning for training the feed forward networks used in the implementation of 4-Bit Binary Synchronous Neural Network counter considering a multi objective fitness function. The hybrid algorithms can result in a faster convergence rate and a better optimal solution. Also, using the neural networks in designing digital circuit design can give accurate outputs because of availability of robust training algorithms, adaptability to various environments, can change circuit connections even after deployment and their parallel processing nature can result in faster computations of data. Simulation results show that the hybrid algorithms perform better than BP learning algorithm in terms of fitness function value, mean variance, mean percentage error, output bit value at level '0' and level '1'. Also the using the neural network, the counter has output values close to ideal values.

The remainder of the paper is organized as follows. Section II briefly describes the Proposed Design, Section III the proposed algorithms and Section IV presents the hybrid algorithms used in training the neural network. Section V shows the simulation results of the proposed counter, its applications in design of the decade and pulse

counter and finally, Section VI shows the conclusion.

II. PROPOSED DESIGN

In this section, a brief illustration of the digital design used in the Counter is presented. At each step of computing the output of the neuron, binary sigmoid function [22] was utilized given by the formula:-

$$y = 1 / (1 + \exp(-Z)) \quad (1)$$

y = Output of Logic Function

Z = Weighted Sum of Input

A. NAND GATE (Lower Level)

All the Combinational logic Gates and flip-flops were implemented using NAND Gate. Fig-1 shows the design of the simulated NAND gate and Table-1 shows the truth table. The interconnection weights are decided according to the error tolerance of a specific application.




Fig.1. Design of the 2 Input NAND Gate with bias b_1 , b_2 and weights w_{11} , w_{12} , w_{21} adjusted according to the error tolerance

B. Negative Edge Triggered D-Flip Flop Model (Mid-Level)

A Negative Edge triggered D-Flip Flop was simulated using the master-slave flip flop configuration and the design changes its state at the negative edge of the clock. Since neurons can fire asynchronously, so even if some of them delay their output, then also Master Slave Flip Flop can respond if the time period of clock is more than the delay. Table-2 shows the State change assignment and Fig.2 shows the implementation of D-Flip Flop using NAND Gate and Figure.3 shows the negative edge triggered flip flop using Master Slave Design.

C. Binary Synchronous Counter (Top-Level)

Top-Down Design Methodology was used for implementing the required Counter Starting from the Logic Gates with subsequent upper levels of abstraction. Figure 4a and 4b shows the Digital Circuit Design of Up and Down Counter. The Boolean equations for the inputs of D-flip Flop for Up Counter are shown below:-

$$D_3 = Q_3 \oplus (Q_2 \cdot Q_1 \cdot Q_0) \quad (2)$$

$$D2 = Q2 \oplus (Q1 \bullet Q0) \tag{3}$$

$$D1 = Q1 \oplus Q0 \tag{4}$$

$$D0 = \sim Q0 \tag{5}$$

Where “•” indicates an AND operation, “⊕” indicates an Exclusive-OR operation and “~” indicates a NOT Operation. Boolean Equation inputs of D-Flip Flop for Down Counter are shown below:-

$$D3 = Q3 \square (Q2 + Q1 + Q0) \tag{6}$$

$$D2 = Q2 \square (Q1 + Q0) \tag{7}$$

$$D1 = Q1 \square Q0 \tag{8}$$

$$D0 = \sim Q0 \tag{9}$$

Where “+” indicates an OR operation, “□” indicates an Exclusive-NOR operation

Table.1. Truth Table of Simulated NAND Gate

BP Only Algorithm			
x1	x2	B	y=F(z)
0	0	1	0.9997
0	1	1	0.9994
1	0	1	0.9995
1	1	1	4.0714e-04
GA-BP Algorithm			
x1	x2	B	y=F(z)
0	0	1	0.9999
0	1	1	0.9997
1	0	1	0.9998
1	1	1	1.705e-04
PSO-BP Algorithm			
x1	x2	B	y=F(z)
0	0	1	0.9999
0	1	1	0.9999
1	0	1	0.9999
1	1	1	4.0729e-04
ABC-BP Algorithm			
x1	x2	B	y=F(z)
0	0	1	0.9997
0	1	1	0.9994
1	0	1	0.9995
1	1	1	4.18041e-04




Fig.2. NAND Gate Implementation of level Triggered D-Flip Flop




Fig.3. Negative Edge Triggered D-Flip Flop using Master Slave Flip Flop Configuration




Fig.4a. Design of Up-Counter using Neural Negative Edge D-Flip Flops and logic gates

Table.2. State Change Assignment of Simulated Negative Edge Triggered Neural Network D-Flip Flop.

BP-Only Algorithm		
Q _n	D	Q _{n+1}
0	0	4.0770e-04
0	1	0.9994
1	0	4.0785e-04
1	1	0.9997
GA-BP Algorithm		
Q _n	D	Q _{n+1}
0	0	1.7072e-04
0	1	0.9997
1	0	1.7078e-04
1	1	0.9999
PSO-BP Algorithm		
Q _n	D	Q _{n+1}
0	0	4.8039e-04
0	1	0.9999
1	0	8052e-04
1	1	0.9999
ABC-BP Algorithm		
Q _n	D	Q _{n+1}
0	0	1.8102e-04
0	1	0.9996
1	0	1.82006e-04
1	1	1.0000




Fig.4b Design of Down-Counter using Neural Negative Edge D-Flip Flops and logic gates

III. PROPOSED ALGORITHMS

A brief overview of the hybrid algorithms which are used in the training are presented in this section. Since, NAND Gate has been employed as the basic building block so; hybrid algorithms are applied for adjusting the weights of the NAND gate.

A multi-objective fitness function was used in each algorithm which takes into account the following quantities:-

- 1) The error term between the expected output and the theoretical output
- 2) The magnitude of the weights, as large values of the weights will result in the expensive connections for interconnection in a neural net
- 3) A constant term is added so that any particular term doesn't contribute more to the fitness function if the value of the denominator is very less.

The fitness function used in hybrid algorithm is given below:-

$$f = 1 / (K1 + K2 * \sum abs(T(j) - Y(j)) + K3 * \sum abs(Weights)) \quad (10)$$

K1, K2, K3=Parameters decided according to application

T (j) =Theoretical Output, Y (j) =Experimental output
Weights =Weights of NAND gates

A. Hybrid Genetic-BP Algorithm

Genetic algorithm finds a globally optimal solution and BP algorithm further improves the solution using its local search. In this algorithm, an initial population with random weights is created, each individual representing a complete solution. A Fitness value for each habitat is calculated based on equation 10; the individual with greatest fitness value is stored. Using available population, subsequent better population is created using "Uniform Crossover Migration" and "Interchanging

mutation". In Uniform crossover, a random vector is created with an entry of 0's and 1's. The Value from the 1st vector weight is taken when an entry in random vector is "1" while entry from 2nd vector weight is taken if entry in random vector is "0". Fig.5a shows an example of uniform crossover. Fig.5b shows the detailed algorithm used in our design.

W11 ₍₁₎	W12 ₍₁₎	b1 ₍₁₎	W21 ₍₁₎	B21 ₍₁₎
First Vector				
W11 ₍₂₎	W12 ₍₂₎	b1 ₍₂₎	W21 ₍₂₎	B21 ₍₂₎
Second Vector				
1	1	0	1	0
Random Vector				
W11 ₍₁₎	W12 ₍₁₎	b1 ₍₂₎	W21 ₍₁₎	B21 ₍₂₎
Crossover Vector				

Fig.5a. Uniform Crossover Operation in Genetic Algorithm

B. Hybrid Particle Swarm Optimization-BP Algorithm

A hybrid variant of particle swarm optimization with BP is used to find the optimal weights for Neural Network. In this algorithm, an initial population of particles is created with each particle representing the solution of given problem. Then, a velocity of each particle is set in the range of maximum and minimum value of weights. Parameters for equation 11 and 12 are set. The fitness value of each particle is calculated based on equation 10. The algorithm is iterated for a number of rounds where each particle is improved based on its local best and global best solution of equation 11, 12 and 13.

$$v(i) = v(i) + sp * rp * (localbestweight(i) - weight(i)) \quad (11)$$

$$v(i) = v(i) + sg * rg * (globalbestweight - weight(i)) \quad (12)$$

$$weight(i) = weight(i) + v(i) \quad (13)$$

Weight(i) =Current Particle i

v(i) =velocity of ith particle

sg =Parameter for change of particle based on global best

sp = Parameter for change of particle based on local best

rg = random value between 0 and 1

rp = random value between 0 and 1

After the maximum iterations are reached, a global best solution is passed to back propagation algorithm. Fig.6 shows the detailed view of PSO algorithm used in our design.




Fig.5b. Hybrid Genetic Algorithm




Fig.6. Hybrid Particle Swarm Optimization

C. Hybrid Artificial Bee Colony-BP Algorithm

ABC is combined with Back propagation in [5] and [22] for feed forward neural network training. An initial population of bees is created. The Fitness value of each bee is calculated using equation 10 and bee with best fitness is stored. The Algorithm is iterated for a few rounds and each bee is changed using equation 14. After the maximum rounds are reached, individual with greatest fitness is passed to the BP algorithm. Fig.7 shows the detailed view of the algorithm used in our design Algorithm.

$$V(i) = \text{Weight}(i) + r * (\text{Weight}(i) - \text{Weight}(j)) \quad (14)$$

$V(i)$ =New Solution, $\text{Weight}(i)$ =Current Weight

r =random number between -1 and 1.

$\text{Weight}(j)$ =Weight of j^{th} solution chosen randomly between available habitats.

D. Back Propagation Algorithm

Evolutionary algorithms make sure that the solution has a very fast convergence rate after they are passed to the BP algorithm. Weights w_{11} , w_{12} , w_{21} and bias b_1 , b_2 are adjusted for a few iterations with a variable learning rate given by equation 15. Fig 8a shows the BP algorithm and Fig 8b flowchart of the proposed BP algorithm. A variable learning rate was employed for training Neural Net which decreases as the number of rounds increases with time:-

$$\alpha = 1 / (K + r) \quad (15) \quad \begin{matrix} K = \text{Parameter whose value is fixed based on application} \\ R = \text{No of rounds completed} \end{matrix}$$

Artificial Bee Colony Algorithm

Initialization: Generate N habitats containing value of NAND Gate Weights.
Population Evaluation: Calculate Fitness value for each individual.
 Store individual with greatest fitness
 While t < max iteration
 For i= 1: Total Habitats
 V (i) =0;
 r=Generate random number between -1 and 1
 j= Generate random integer between 1 and total habitats.
 For every weight k
 V (i, k) = Weight (i, k) + r*(Weight (i, k)-Weights (j, k));
 End for
 Calculate Fitness value of this new Habitat
 IF (fitness of new habitat >fitness of current habitat)
 Replace ith vector with vector V (i)
 End IF
 End For
 t=t+1;
 End while

Fig.7. Hybrid Artificial Bee Colony Algorithm




Fig.8a. Flowchart of Hybrid Back Propagation Algorithm

```

Back Propagation Algorithm
Initialization: Initialize all weights to evolutionary algorithm output.
Set learning rate  $\alpha=0.2$ .
Evaluation:
For i= 1: max iteration
  For each training pair  $x1(j), x2(j)$  and output  $t(j)$ 
     $Zin(j) = w11*x1(j) + w12*x2(j) + b1$ 
    Calculate Output of Hidden Layer:  $Z(j) = 1/(1+\exp(-Zin(j)))$ 
    Compute net output signal for output layer:  $Yin(j) = w21*Z(j) + b2$ 
    Calculate Output of Output Layer:  $y(j) = 1/(1+\exp(-Yin(j)))$ 
    Compute error correction factor delta:
     $\delta(j) = (t(j)-y(j))*(\exp(-Yin(j))/(1+\exp(-Yin(j))))^2$ 
    Find Weight adjustment for each output unit:
     $w21_{(new)} = w21_{(old)} + \alpha*\delta(j)*z(j)$  ;  $b2_{(new)} = b2_{(old)} + \alpha*\delta(j)$ 
    Compute net error term for each unit of hidden layer
     $\delta_{in11} = \delta(j)*w11$ 
     $\delta_{in12} = \delta(j)*w12$ 
     $\delta_{inb1} = \delta(j)*b1$ 
     $\delta_{11} = \delta_{in11}*(\exp(-Zin(j))/(1+\exp(-Zin(j))))^2$ 
     $\delta_{12} = \delta_{in12}*(\exp(-Zin(j))/(1+\exp(-Zin(j))))^2$ 
     $\delta_{b1} = \delta_{inb1}*(\exp(-Zin(j))/(1+\exp(-Zin(j))))^2$ 
    Find the Final Weights for each hidden unit
     $w11_{(new)} = w11_{(old)} + \alpha*\delta_{11}*x1(j)$ 
     $w12_{(new)} = w12_{(old)} + \alpha*\delta_{12}*x2(j)$ 
     $b1_{(new)} = b1_{(old)} + \alpha*\delta_{b1}$ 
  End For
End For
Return Values of weights which will be used by NAND Gate

```

Fig.8b. Hybrid Back-Propagation Algorithm

IV. SIMULATION RESULTS

The proposed Neural Network Counter was simulated in MATLAB IDE, running on a Windows PC with Intel Core i5 processor at 3.10 GHz.

Extensive experiments were conducted with each of the proposed algorithms. An initial population of 30 individuals was created and maximum iterations were set to 10 rounds for further improvement to verify their performance. A total of 25 trials were taken and the best case weights which gave the maximum fitness value based on equation 10 were taken as the final weights for further improvement using the BP algorithm. A Comparison was done in terms of the fitness value, final weights of solution of each algorithm, the analog output voltage, percentage error & variance with respect to theoretical values, magnitude of weights and bit-value corresponding to level ‘0’ and level ‘1’.

Table-3 shows the fitness values of each hybrid algorithm calculated using equation 10. The performance of the hybrid algorithms is compared with the ideal value which shows GA-BP performs better than other algorithms followed by PSO-BP, ABC-BP and BP. Table-4 and Figure-9 show the Analog output voltage with each algorithm. Each of the proposed algorithms has very close values to the theoretical output values of ideal counter.

Fig 10a, 10b, 10c and 10d shows the percentage error, variance, bit value of logic ‘0’ and bit value of logic ‘1’ corresponding to BP, GA-BP, PSO-BP and ABC-BP.

Table-5 shows the percentage error of counter with respect to theoretical values. GA-BP and PSO-BP outperform BP and ABC-BP with respect to mean percentage error and a very less variance. GA-BP gives slightly better performance than PSO-BP.




Fig.9. Analog Output Voltage Corresponding to Digital Output of Up-Down Counter converted using Ideal ADC.




Fig.10a. Graph of Percentage Error of Counter in each algorithm




Fig.10b. Graph of Variance in each algorithm




Fig.10c. Output of each algorithm at logic level '0' of Counter.




Fig.10d. Output of each algorithm at logic level '1' of Counter.

Table 3. Fitness value of best case solution for each algorithm based on equation -10

Algorithm	Fitness
Back Propagation	0.4982
Genetic-BP	0.4985
Particle Swarm Optimization-BP	0.4983
Artificial Bee Colony-BP	0.4982
Ideal Value	0.5

The Counter was simulated for a total of 100 rounds with a clock as input signal. Figure 11a and 11b show the waveform of each bit corresponding to Up/Down Counter with Q3 as MSB & Q0 as LSB. A very low percentage error and variance in each case indicate a highly accurate & precise counter can be built using Neural Network.

Table 4. Analog Output Voltage for each algorithm converted using an Ideal ADC

Binary Number	Up-Down Counter using BP Algorithm	Up-Down Counter using GA-BP Algorithm	Up-Down Counter using PSO-BP Algorithm	Up-Down Counter using ABC-BP Algorithm
0000	0.006	0.00015	0.00030	0.0006
0001	1.0051	1.0011	1.0027	1.0055
0010	2.0042	2.0007	2.0024	2.005
0011	3.0033	3.0003	3.0021	3.0045
0100	4.0024	3.9999	4.0018	4.0004
0101	5.0015	4.9995	5.0015	5.0035
0110	6.0006	5.9991	6.0012	6.003
0111	6.9997	6.9987	7.0009	7.0025
1000	7.9988	7.9983	8.0006	8.0002
1001	8.9979	8.9979	9.0003	9.001
1010	9.997	9.9975	10	10.001
1011	10.996	10.997	10.999	11
1100	11.995	11.996	11.999	12
1101	12.994	12.996	12.999	12.999
1110	13.993	13.995	13.998	13.99
1111	14.992	14.995	14.998	14.998

Table 5. Percentage Error and Variance of Analog Output Voltage with respect to theoretical values for BP, GA-BP, PSO-BP and ABC-BP Algorithm

Binary Number	Up-Down Counter using BP Algorithm	Up-Down Counter using GA-BP Algorithm	Up-Down Counter using PSO-BP Algorithm	Up-Down Counter using ABC-BP Algorithm
0000	0	0	0	0
0001	0.51	0.11	0.27	0.55
0010	0.21	0.035	0.12	0.25
0011	0.11	0.01	0.07	0.15
0100	0.06	0.025	0.045	0.1
0101	0.03	0.01	0.030	0.07
0110	0.01	0.015	0.020	0.05
0111	0.004	0.018	0.0128	0.0357
1000	0.015	0.021	0.0075	0.025
1001	0.023	0.023	0.0033	0.0166
1010	0.030	0.025	0	0.01
1011	0.035	0.026	0.0027	0.0045
1100	0.040	0.027	0.0050	0
1101	0.043	0.028	0.0060	0.0030
1110	0.047	0.029	0.0085	0.0071
1111	0.050	0.03	0.010	0.010
Mean	0.0729	0.0258	0.0382	0.0802
Variance	0.2334	0.0085	0.0763	0.2981




Fig.11a. Wave-Forms for each Bit of Down-Counter and its change with clock.




Fig.11b. Wave-Forms for each Bit of Up-Counter and its change with clock

A) Timing Analysis

In this subsection, Timing analysis of each component is performed in MATLAB IDE. Timing Analysis of each component was performed with respect to NAND gate which was assumed to have a Unit delay. Table 6 shows the delay of each of the components.

Table 6. Delay Values of each component with initial assumption of NAND gate delay.

Component	Delay Value
NAND Gate	1
NOT Gate	1
OR Gate	2
AND Gate	2
XOR Gate	4
XNOR Gate	4
Level triggered D Flip Flop	3
Edge Triggered D Flip Flop	3
Up Counter	13
Down Counter	14

B) Application Simulation

The proposed Neural Network Synchronous Counter was used in the design of:-

1) Decade Counter

Decade Counter is used in many applications in Embedded Systems and Digital Electronics especially for

the design of the hardware timing circuits. Also, they are used as frequency divider where they provide a clock to microprocessors. The Diagram of the proposed Decade Counter is shown in Figure.12a and Figure.12b.

It was simulated for about 100 Rounds with clock as the input. The simulation results of the counter are shown in Figure 12c where 'Q3' is MSB and 'Q0' is the LSB.




Fig.12a- Decade Counter




Fig.12b-Waveform of each bit of Decade Counter




Fig.12c- Inputs to the Flip Flops for Decade Counter

II) 8-Bit Pulse Counter

Pulse Counter is used in timing circuits of embedded systems where they are mostly used to trigger interrupts. 8-bit pulse counter was implemented using a cascade of two 4-bit synchronous counters. An overflow flag 'z' is also set when the number of pulses reaches the maximum count.

Diagram of the Pulse Counter has been shown in fig.13a. As we can see from the Fig.13a, the output Q3 of first stage serves as the clock input to the next stage.

The simulation results of the pulse counter are shown in figure 13b, 13c and 13d. There are some glitches in the output of 'z' (fig.13b) which are present because of non-ideal characteristics of neural network logic gates. Figure

13c shows the MSB's from 'Q7' to 'Q4' with 'Q3' as clock and figure 13d shows the LSB's from Q3 to Q0.




Fig.13a. 8-Bit Pulse Counter by cascade of two 4-bit Counters




Fig.13b- Waveform of overflow Flag 'z' of the pulse counter with some glitches introduced by neural network circuit.




Fig.13c- Waveform of MSB from Q7 to Q4 with Q3 as clock to second 4-Bit Counter of 8-Bit pulse counter.




Fig.13d- Waveform of LSB from Q3 to Q0 with clock to first 4-Bit Counter of 8-Bit pulse counter.

Table.7- Parameters and Initial Assumptions in Research Paper

1.Weights	Minimum	Maximum
w11	-25	25
w12	-25	25
b1	-25	25
w21	-25	25
b2	-25	25
2.Fitness Parameters(10)	Value	
K1	2	
K2	1	
K3	10 ⁻⁴	
3.Genetic Algorithm		
Habitats(N)	100	
4.PSO Algorithm		
Habitats(N)	100	
sp	0.9	
sg	0.3	
Max Iterations	10	
5.BP Algorithm		
K1(15)	5	

V. CONCLUSION

In this paper, a 4-Bit Negative Edge Triggered Binary Synchronous Up-Down Counter has been designed using Artificial Neural Networks. It is trained with hybrid variants of ABC, PSO and Genetic Algorithm combined with Back Propagation algorithm using a multi-objective fitness function. The effectiveness of the proposed algorithms was shown by extensive experiments and it can be concluded that the use of hybrid algorithms (GA-BP, PSO-BP and ABC-BP) outperform learning algorithms in terms of fitness function value, percentage error and variance with respect to theoretical values. The output values of the Counter were very close to ideal values with very less percentage error. Two applications, namely a Decade counter and 8-bit pulse counter were also simulated.

REFERENCES

- [1] A. Patnaik, D. E. Anagnostou, R. K. Mishra and Christodoulou CG, "Applications of Neural Networks in Wireless Communication", IEEE Antennas and Propagation Magazine, Volume: 46, Issue: 3, 3 June, 2004 pp. 130-137.
- [2] W. J. Lee, D. S. Kim, S. W. Kang and W. J. Yi, "Material depth reconstruction method of multi-energy X-ray images using Neural Networks", Engineering in Medicine and Biology Society (EMBC), 2012 Annual International Conference of the IEEE, Volume:33, Issue:5,28, Aug-Sep.1998, pp. 1514-1517.
- [3] R. Garg, N. Jayakumar, S. P. Khatri and G. S. Choi, "Circuit Level Design Approaches for Radiation-Hard Digital Electronics", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume:17, Issue:6, June, 2009 pp. 781-791.

- [4] C.Melear, "Control of Electromagnetic radiation in Digital Circuits", Wescon Conference Proceedings, 4-6 Nov 1997, pp. 208-218.
- [5] C.D Boloes, B.E Boser, B.H Hasegawa and J.A Heanue, "A multimode digital detector for solid-state medical imaging", IEEE Journal of Solid-State Circuits, 1991 Volume:33, Issue:5, May.1998 pp.733-742.
- [6] Parisa Soleimani, Reza Sabbaghi-Nadooshan, Sattar Mirzakuchaki, and Mahdi Bagheri, "Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits", International Journal of Computer Science Issues(IJCSI), Vol. 8, Issue 3, May 2011, pp.1-7.
- [7] K. Otsu, A. Ishiguro, A. Fujii, T. Aoki and P. Eggenberrer, "Evolving an Adaptive Controller for a quadrupled-robot with dynamically arranging Neural Networks", IEEE/RSJ International Conference on Intelligent Robots and Systems, Proceedings, Volume: 4, 2001, pp. 2036-2044.
- [8] J. Dheebea and A. Padma, "Intelligent Adaptive Noise Cancellation using Cascaded Correlation Neural Networks", International Conference on Signal Processing, Communications and Networking (ICSCN '07), 22-25 Feb, 2007 pp. 178-182.
- [9] T. P.Nam, Hue Ind. Coll, D. T. Viet and L. Van Ut, "Application of neural network in voltage stability assessment in real-time power market", IPEC, Conference on Power & Energy, 12-14 Dec, 2012, pp. 196-200.
- [10] D. P. Sharma, "Neural Network Simulation of Digital Circuits", International Journal of Computer Applications, Vol.79 No.6, October 2013, pp. 7-13.
- [11] Hisayuki Tatsumi, Yasuyuki and Shinji Tokumasu, "Logic Circuit Diagnosis using Neural Networks", 31st International Symposium Multivalued Logic, 2001, pp.345-350.
- [12] Zhouxun and Wangxiaoli, "Hybrid Artificial Bee Colony Algorithm for neural network training", 24th Chinese Control and Decision Conference (CCDC), 23-25 May, 2012, pp. 2297-2299.
- [13] H. K. Lam and Frank H. F. Leung, "Design and training for Combinational Neural-Logic Systems", IEEE transactions on Industrial Electronics, October 2007, Vol. 54, No.1, pp.612-619.
- [14] Hiroshi Ninomtya, Kunitaka EGAWA, Takeshi Kamio and Hideki Asai, "Design and Implementation of Neural Network Logic Circuits with Global Convergence", IEEE International Conference on Neural Networks, 1996, Vol.22, pp. 980-985.
- [15] Dipayan Bhadra, Tanvir Ahmed Tarique, Sultan Uddin Ahmed, Md. Shahjahan and Kazuyuki Murase, "An Encoding Technique for Design and Optimization of Combinational Logic Circuit", Proceedings of 13th International Conference on Computer and Information Technology (ICCIT 2010), 23-25 December, 2010, Dhaka, Bangladesh, pp. 744-750.
- [16] Zeynab Mirzadeh, Jean-Francois Boland and Yvon Savaria, "Modeling the Faulty Behaviour of Digital Designs Using a Feed Forward Neural Network Approach", IEEE International Symposium on Circuits and Systems (ISCAS), 2015 pp.1518-1521.
- [17] Joao Ranhel, Cacilda V.Lima, Julio L.R Monterio, Joao E. Kogler and Jr., Marcio L.Netto, "Bi-Stable Memory and Binary Counters in Spiking Neural Network", IEEE Symposium on Foundation of Computational Intelligence(FOCI), October 2011, Vol. 22, No.10, pp.66-73.
- [18] James Kennedy and Russell Eberhart, "Particle Swarm Optimization", Proceedings of IEEE International Conference on Neural Networks, Vol.4, October 1995, pp. 1942-1948.
- [19] D. Karaboga, "AN IDEA BASED ON HONEY BEE SWARM FOR NUMERICAL OPTIMIZATION", TECHNICAL REPORT-TR06, Erciyes University, Engineering Faculty, Computer Engineering Department 2005.
- [20] David E. Rummelhart, Geoffrey E.Hinton and Ronald J.Williams, "Learning representations by back-propagating error", International weekly journal of Science (Nature), 31 July, 1996, pp. 533-536.
- [21] M. J. Roberts, "A Statistical Investigation of cost function derivatives for neural networks with continuous activation function", Second International Conference on Artificial Neural Networks, Volume: 9, Issue:1, 18-20 Nov.1991 pp. 34-38.
- [22] M. T. Tommiska, "Efficient Digital Implementation of sigmoid Function for reprogrammable hardware", IEEE Proceedings - Computers and Digital Techniques, Volume: 150, Issue: 62, 17 Nov.2003, pp. 403-411.
- [23] Jing-Ru-Jang, Jung Jang, Tat-Ming Lok, Michael and R.Lyu, "A hybrid Particle Swarm Optimization-back propagation Algorithm for feedforward neural network training", Applied Mathematics and Computation, Science Direct, Vol.185, Issue 2, 15 Feb, 2007, pp. 1026-1037.
- [24] M. Liu and J.He, "A Hybrid Genetic Algorithm with Hyper-Mutation and Elitist Strategies for Automated and Analog Circuit Design", International Workshop on Intelligent Systems and Applications, 2009, ISA 2009. 23-24 May, 2015, pp. 1-4.
- [25] Chen-Lun Lin, Aya Mimori, and Yen-Wei Chen, "Hybrid Particle Swarm Optimization and its applications to Multimodal 3D Medical Image Restoration", Computation Intelligence and Neuroscience, 2012.
- [26] C. Ozturk and D. Karaboga, "Hybrid Artificial Bee Colony Algorithm for neural network training", 2011 IEEE Congress on Evolutionary Computation (CEC), 5-8 June, 2011, pp. 84-88.
- [27] Bruno A Silva, A.Dias, Jorge, A Silva and Fernando S.Osorio, "Genetic Algorithm and Artificial Neural Network to Combinational Circuit Generation on Reconfigurable Hardware", International Conference on Reconfigurable Computing (Nature), 13-15 December, 2010, pp. 180-184.
- [28] Md. Mijanur Rahman and Tania Akter Setu, "An Implementation for Combining Neural Networks and Genetic Algorithms", IJCST, Vol. 6, Issue: 3, July - Sept 2015, pp.218-222.
- [29] Sudarshan Nandy, Partha Pratim Sarkar and Achintya Das, "Training a Feed-Forward Neural Network with Artificial Bee Colony based Back propagation Method", International Journal of Computer Science & Information Technology (IJCSIT), Vol.4, No. 4, August 2012, pp. 33-46.
- [30] Feihu Ji and Guang Shu, "Back Propagation Neural Net Based on Artificial Bee Colony Algorithm", 7th International Conference on Strategic Technology (IFOST), 18-21 September, 2012, pp. 1-4.
- [31] Oyebade K. Oyedotun and Kamil Dimililer, "Pattern Recognition: Invariance Learning in Convolutional Auto Encoder Network", IJ Image, Graphics and Signal Processing, 2016, 3, pp. 19-27.
- [32] Md. Mahbubar Rahman, M. A. H. Akhand, Shahidul Islam, Pintu Chandra Shill, "Bangla Handwritten Character Recognition using Convolution Neural Network", IJ Image, Graphics and Signal Processing, 2015, 8, pp. 42-49.

Authors' Profiles



Ravi Teja Yakkali was born in Andhra Pradesh, India. Currently, he is Design Engineer-I at NXP Semiconductors, Noida working on Automotive Integrated Circuits Validation researching in Automotive Radars which involves research in the domains of Embedded Systems, Digital Signal Processing, Data Processing and

Machine Learning. He is a research enthusiast especially in the field of Embedded Systems, Digital Signal Processing, Automotive Radars, Artificial Intelligence, Wireless Sensor Networks, Neural Networks, Data Processing, Machine Learning, Antenna Design, Analog Filters.

He completed this research work while pursuing his 4th year at Delhi Technological University, Delhi.



N S Raghava is currently Professor in Department of Electronics and Communication at Delhi Technological University, Delhi. His teaching and research areas include Artificial Intelligence, Soft Computing, Antenna and Propagation, Microwave Engineering, Digital Communication, Wireless Communication, Cloud Computing, Networking and Information Security. He has many publications in various reputed international journals and conferences.

How to cite this paper: Ravi Teja Yakkali, N S Raghava, "Neural Network Synchronous Binary Counter Using Hybrid Algorithm Training", International Journal of Image, Graphics and Signal Processing(IJIGSP), Vol.9, No.10, pp. 38-49, 2017.DOI: 10.5815/ijigsp.2017.10.05