Pspice and Simulink Co-Simulation For High Efficiency DC-DC Converter Using Slps Interface Software
Pspice and Simulink Co-Simulation For High Efficiency DC-DC Converter Using Slps Interface Software
Pspice and Simulink Co-Simulation For High Efficiency DC-DC Converter Using Slps Interface Software
) to
the clamp capacitor (C
a
).
S4
S3
S2
Lb iLb
vfc
C1
HF Tr.
1:n
D2
io
vo
+
-
Ro
L D1
S1
C2
Cp1 Cp3
Cp2 Cp4
Cpc
A
B
i
vpri
Ca
Sc
iCa
vSc
vCa
ic1
ic2
Fig.10 Schematic diagram of the FBCFC
The benefit of using PSpice-Simulink co-simulation via SLPS
software instead of PLECS co-simulation is that the modelled
performance of the converter will closely resemble that of an
actual converter since PSpice uses accurate models of the
power-electronic elements including parasitic capacitances
and other non-ideal features. As shown in the previous section
it would be difficult to incorporate such detail in other
simulators.
From the co-simulation results it is predicted that the use of
the active clamp circuit will greatly improve the efficiency of
the FBCFC, reaching a maximum value of 97%.
In order to operate the fuel cell and converter as a stand-alone
generator the output voltage of the converter must be kept
constant despite changes in the system load and variations of
the fuel cell voltage (which changes with load current).
PSpice-Simulink co-simulation via SLPS was also used to
investigate the performance of the entire system including the
controller action. The simulation model of the entire system is
shown in Fig. 11. The controller circuit which consists of an
inner and an outer loop is designed to regulate the fuel cell
current and the DC output voltage and is described in detail in
the next section. The PWM generator producing switching
signals for the bridge switches as well as the clamp switch is
shown in Fig. 12.
Continuous
powergui
1
current_SCC
1
Vol tage_SCC
750
V_ref
out_current
To Workspace3
Vctr
To Workspace2
curr
To Workspace1
out_vol tage
To Workspace
Timer
Scope2
Scope1
Scope
<V_c on>
<pwm_s ig>
<pwm_sig>1
<pwm_sig>2
PWM Circui t
PI(z)
PID Control ler3
PI(z)
PID Controll er1
[v_err]
[i _cpm] [i _err]
[i_ref]
[i _sen]
[v_err]
[i _cpm]
[i _err]
[i _sen]
[i _ref]
<PWM>
<load>
<V_Out>
<I_f c>
<I _out>
Converter Model
Fig. 11 FBCFC with controller in SLPS co-simulation
3
Sc
2
S3,4
1
S1,2
doubl e
double3
doubl e
double2
doubl e
doubl e1
double
double
I n1Out8
Subsystem4
I n1Out9
Subsystem3
>=
Relati onal
Operator1
>=
Relati onal
Operator
OR
Logi cal
Operator3 NOT
Logical
Operator2
NOT
Logical
Operator1
15
Gai n3
15
Gai n2
15
Gai n1
180 phase shift
2
Tri ng
1
comp signal
Fig. 12 PWM circuit including dead-time between turn-on of
the main switches and the clamp switch
The integrated PSpice model including Simulink blocks for
measurements, the load, the fuel cell and the feedback
controller is depicted in Fig. 13.
3
<I_out>
2
<I_fc>
1
<V_Out>
fuel cell generator
clamp Voltage
V0_Avarage
Bridge_vol tage
To Workspace6
Ca_voltage
To Workspace5
Pri _voltage
To Workspace4
l oad
To Workspace3
in_power
To Workspace2
effic
To Workspace1
out_power
To Workspace
Pri mary Vol tage
P_out
P_in
Vout
Vo av arage
I in
I out
Vf c
Pout
Ef f ic
Pin
Av a Iin
Av a Vf c
Av a Iout
Av a Vout
Measures
Effic
input _v oltage1
Swit ch 1&2
Swit ch 3&4
Clamp Swit ch
load
out put _v olt age1
Vo_av arage
input_current
out put _current
FC_v olt age1
Primary v olt age
Clamp v olt age
bridge v olt age
DC DC converter
Ava_Iout
Ava_Iin
Ava _Vfc
2
<load>
1
<PWM>
Fig. 13 Converter model block
8
bri dge voltage
7
Clamp voltage
5
FC_vol tage1
4
output _current
3
input_current
2
Vo_avarage
1
output _vol tage1
In Out
SLPS
In Mean
Mean Val ue2
5
load
4
Clamp Swi tch
3
Swi tch 3&4
2
Swi tch 1&2
1
input _voltage1
input current input current
input v oltage
Vpr2
VPr3
VL
Fig.14 Signals sent and received by SLPS block
The signals that are sent from the converter to Simulink via
SLPS are the output voltage, fuel cell current, clamp switch
voltage, primary voltage and current, bridge voltage and
output current, as shown in Fig. 14. The data that are sent to
PSpice are fuel cell voltage, PWM gate signal to the main and
clamp switches, and load signal.
4 Controller Design
Prior to combining the controller circuit with the converter
using SLPS co-simulation, a two-loop circuit consisting of
closed loop current and voltage controllers was designed
using Bode plots in order to obtain the desired dynamic
response for the converter. The specification of the system
was selected as follows: V
fc
= 43-26 V, V
o
= 750 V, n = 8.55,
f
s
= 20 kHz, L
b
= 475H, C
1
=C
2
= 100F, C
a
= 3.61 F, L
=
5H, and rated fuel cell output power P
o
= 1.2kW. The Bode
plots of the control input v boost inductor current and boost
inductor current v output voltage are shown in Fig. 15 (a) and
(b) respectively, where PM is the phase margin.
Frequency (Hz)
10
0
10
1
10
2
10
3
10
4
10
5
10
6
-90
-45
0
P
h
a
s
e
(
d
e
g
)
-30
-20
-10
0
10
20
30
From: Step1 To: Gid1
M
a
g
n
itu
d
e
(
d
B
)
(a)
Frequency (Hz)
10
-1
10
0
10
1
10
2
10
3
-90
-45
0
P
h
a
s
e
(
d
e
g
)
-20
-10
0
10
20
30
From: Step2 To: Gvi3/Vo
M
a
g
n
itu
d
e
(
d
B
)
(b)
Fig.15 Bode plots of converter transfer functions: (a) control
input-to-boost inductor current (b) boost inductor current-to-
output voltage
Two PI compensators have been design using the Control
Toolbox in Simulink to keep the output voltage of the
converter constant despite load changes [6]. The Control Tool
box is a graphical-user interface (GUI) that permits the design
of the PI compensators by automatically tuning the
compensator parameters to give the desired phase margin
(PM) and bandwidth frequency using internal model control
PM=101
PM=93.5
(IMC) or linear-quadratic-Gaussian (LQG) methods [7]. As a
result, the PI controllers of the outer voltage loop C
vc
and the
inner current loop C
ic
are obtained as:
(1)
(2)
The Bode plot of the compensated open current loop system
Ti(s) and the closed current loop is given in Fig. 16 (a) and
(b). In this figure the PM is enhanced to 60
0
at a crossover
frequency f
c
equal to 5.14 kHz as desired.
(a)
Frequency (Hz)
10
2
10
3
10
4
10
5
10
6
10
7
-180
-135
-90
-45
0
P
h
a
s
e
(
d
e
g
)
-80
-60
-40
-20
0
20
From: Step7 To: Gid2
M
a
g
n
it
u
d
e
(
d
B
)
(b)
Fig. 16 Bode plots of (a) compensated open current loop
and (b) closed current loop
Fig. 17 (a) and (b) shows the Bode plots of the compensated
open voltage loop controller Tv(s) and the closed voltage
loop. The phase margin also improved in this loop to 62
0
at
the desired crossover frequency of 31.6 Hz. The Bode plots of
the overall open loop control circuit Top(s) are depicted in
Fig. 18, where PM is equal to 62.3
0
at the selected crossover
frequency of 31.2 Hz.
Frequency (Hz)
10
- 1
10
0
10
1
10
2
10
3
-150
-120
-90
P
h
a
s
e
(
d
e
g
)
-40
-20
0
20
40
60
80
From: Step1 To: Gvi1/Vo
M
a
g
n
itu
d
e
(
d
B
)
(a)
Frequency (Hz)
10
0
10
1
10
2
10
3
-90
-45
0
P
h
a
s
e
(
d
e
g
)
-40
-30
-20
-10
0
10
From: Step7 To: Gvi2
M
a
g
n
itu
d
e
(
d
B
)
(b)
Fig. 17 Bode plot of (a) compensated open voltage loop
and (b) closed voltage loop
Frequency (Hz)
10
-1
10
0
10
1
10
2
10
3
10
4
10
5
10
6
10
7
-270
-225
-180
-135
-90
P
h
a
s
e
(
d
e
g
)
-200
-150
-100
-50
0
50
100
From: Step1 To: Gvi1
M
a
g
n
it
u
d
e
(
d
B
)
Fig.18 Bode plot of the overall open loop transfer function
Top(s)
After obtaining the desired stability parameters, the design of
the controller was first tested by integrating it with the small-
signal transfer functions of the converter [6] using the
Matlab/Simulink environment as shown in Fig.19. The
dynamic response of the converter to negative and positive
step load changes is shown in Fig.20.
Frequency (Hz)
10
0
10
1
10
2
10
3
10
4
10
5
10
6
10
7
-150
-120
-90
P
h
a
s
e
(
d
e
g
)
-100
-50
0
50
100
From: Step2 To: Gid3
M
a
g
n
itu
d
e
(
d
B
)
i_error
V_error
Scope3
I n1 Out1
PI _v2
Ini Outi
PI _i
1
Hvi
16. 4474
Gvio
1
0.02344s+1
Gvi
-K-
Gido
0.0006309s+1
4. 287e-008s +0.002375s+1
2
Gi d
0.4
GPWM
Disturbance
750
Constant
Fig. 19 Simulink block diagram based on the small-signal
transfer functions
The validity of the controller design was then checked by
modelling the converter in the PSpice environment and
interfacing this with the control system in Simulink using the
SLSP interface program, as shown in Fig.11.
Fig. 21 shows that the output voltage is regulated back to 750
V in about 15 ms, and that the ripple of FC current is very
low when the output power changes from 1150 W to 550 W.
0.15 0.2 0.25 0.3 0.35
550
600
650
700
750
800
850
900
Time (sec)
O
u
t
p
u
t
V
o
lt
a
g
e
(V
)
Fig. 20 Output voltage waveform based on the small-signal
transfer functions
0.02 0. 03 0.04 0.05 0.06 0.07
600
650
700
750
800
850
900
950
Time (sec)
o
u
tp
u
t v
o
lta
g
e
(v
)
(a)
0.02 0. 03 0.04 0.05 0.06 0.07
-20
-10
0
10
20
30
40
50
60
70
80
Time (sec)
F
C
c
u
rre
n
t (A
M
P
)
(b)
Fig. 21 Co-simulation results during load changes with two-
loop feedback system: (a) output voltage (b) Fuel cell current
It can be seen that the responses obtained from the small-
signal model with closed-loop control closely resemble those
of the full system, which inspires confidence in the validity of
the approach in designing the closed-loop controllers. The
response of the output voltage following a step load change
obtained through SLPS co-simulation confirms the ability of
simulated converter to maintain the DC bus voltage within an
acceptable tolerance and maintain a small ripple current in the
output of the fuel cell, which is beneficial for its longevity.
5 Conclusions
In this paper, the modelling of an active-clamp current-fed
converter with a two-loop feedback controller using PSpice-
Simulink co-simulation has been presented. The converter
circuit, SLPS interface and control circuit design are all
presented in detail. Two co-simulation packages were
examined to demonstrate their advantages and disadvantages
in modelling power electronic converters. Using the SLPS co-
simulation route a complex mixed-system can be divided into
subsystems, PSpice and Simulink.
Bode plots have been used to assess the stability of the
individual loops and the final closed loop system. Simulation
results using PSpice, Matlab and SLPS interface simulators
have been demonstrated the higher efficiency and lower
switch stresses of the converter.
References
[1] B. Oraw, V. Choudhary, and R. Ayyanar. A Co-
simulation Approach to Model-Based Design for
Complex Power Electronics and Digital Control
Systems, Proceedings of the 2007 summer computer
simulation conference, pp.157-164, (2007).
[2] V. Boscaino, G. Capponi, G.M. Blasi, P. Livreri, F.
Marino. Modelling and simulation of a digital control
design approach for power supply systems, IEEE
COMPEL Workshop on Computers in Power
Electronics, pp. 246 249, (2006).
[3] D. Baimel, R. Rabinovici, S. Ben-Yakov. Simulation
of
thyristor operated induction generator by Simulink, Psim
and Plecs, 18th International Conference on Electrical
Machines ICEM, pp. 1 6, (2008).
[4] Z. Yongchang, Z. Zhengming, Baihua, Y. Liqiang
Z.Haitao . PSIM and SIMULINK Co-simulation for
Three-level Adjustable Speed Drive Systems, IEEE
IPEMC 2006, volume 1, pp. 1 5, (2006).
[5] PLECS Demo help, 2009.
[6] O. A. Ahmed and J.A.M Bleijs, High-Efficiency DC-DC
Converter for Fuel Cell Applications: Performance and
Dynamic Modelling, IEEE Energy Conversion
Congress and Exposition, ECCE2009, pp. 67-74, San
Jose, USA, (2009).
[7] Matlab/Simulink user guide, 2008