Diagrama Fonte Delta
Diagrama Fonte Delta
Diagrama Fonte Delta
Description
Date
S0
Release PVT
10/12/11
S1
11/09/11
00
Release P/M
12/05/11
DDCC-ChubgLi
Documeht is
released
2011.12.12
09:15:52
+08'00'
R
E
T
N
E
L
C IA
C NT
O
D DE
I
A
T NF
L
E
D CO
DESCRIPTION :
Date
Drawn
Design (EE)
Design (ME)
12/05/11
File Name:
DF-PSLA4V-2R00.DOC
MODEL NO. :
DPS-200PB-176 C
DOCUMENT NAME. :
DPS-200PB-176 C
SHEET 1
REV.
00
OF 7
1. Input characteristics:
1.1
1.2
1.3
1.4
1.5
1.6
1.7
1.8
1.9
2. Output characteristics:
2.1 Static output characteristics: (Table 1)
Output
voltage
+12V
+5V
+3.3V
+5VSB
R
E
T
N
E
L
C IA
C NT
O
D DE
I
A
T NF
L
E
D CO
Load range
Min.
Max.
0A
8A
0.3A
13A
0.3A
9A
0A
2A
Surge
10S
17A
28A
14A
Regulation
(%)
+5
- 5
+ 5
- 5
+ 5
- 5
+ 5
- 5
Ripple/Noise
120mV
50mV
50mV
50mV
2. Add a 0.1uF capacitor in parallel with a 10uF tantalum capacitor at output connector
terminals for ripple & noise measurements.
3. Output voltage spec. is +/-10% during peak load.
2.2 Cross regulation load current is defined as follows:(Table 2)
Date
Drawn
Design (EE)
Design (ME)
12/05/11
DESCRIPTION:
(Electrical Specification)
MODEL NO.
DPS-200PB-176 C
REV.
DOCUMENT NO. :
ES-200PB-176 C
SHEET 2
00
OF
Load 0
Load 1
Load 2
Load 3
Load 4
Load 5
Load 6
Load 7
Load 8
Load 9
Load 10
Load 11
Load 12
+5V
0.3
0.5
0.3
0.3
10
13
5
28
5
0.3
10
1.5
6
+12V
0
0
8
1
6
8
17
5
5
0
0.25
0.25
10
+3.3V
0.3
8
0.3
9
2
9
5
5
14
8
2
10
2
5Vsb
0
0
0.2
0.2
0.2
2
1
1
1
0
0.2
0.2
0.2
R
E
T
N
E
L
C IA
C NT
O
D DE
I
A
T NF
L
E
D CO
Note: Load 6,7,8 is peak load.
2.3.1 Rise time: Any outputs rise from 10% to 90% of normal voltage should be within 0.1 to
20ms. and measured with CR mode or pure resistor.
2.3.2 Turn-on delay time: 500ms maximum at nominal line full load.(Remote on)
2.3.3 Hold up time: 8ms minimum for all outputs at 100Vac ,full load.
2.3.4 Overshoot: Any overshoot at turn on or turn off shall be less than 10% of the normal value.
2.4
De-coupling
Capacitors
+5V
+12V
+3.3V
+5Vsb
1000uF
1000uF
1000uF
350uF
Load Change
30% Max. Load
50% Max. Load
30% Max. Load
10% Max. Load
Output voltages should remain within the regulation limits of section 2.1
Simultaneous load steps on the +12Vdc, +5Vdc, +3.3Vdc outputs.
Date
Drawn
Design (EE)
Design (ME)
12/05/11
DESCRIPTION:
(Electrical Specification)
MODEL NO.
DPS-200PB-176 C
REV.
DOCUMENT NO. :
ES-200PB-176 C
SHEET 3
00
OF
R
E
T
N
E
L
C IA
C NT
O
D DE
I
A
T NF
L
E
D CO
4.4 Leakage current: Shall not exceed 0.45mA /120Vac/60Hz and 0.75mA /240Vac/50Hz
5 Electromagnetic compatibility: .
6. Safety Requirement: This power supply is designed can meet the following spec.
a) TUV+CB
b) CCC
Date
Drawn
Design (EE)
Design (ME)
12/05/11
DESCRIPTION:
(Electrical Specification)
MODEL NO.
DPS-200PB-176 C
REV.
DOCUMENT NO. :
ES-200PB-176 C
SHEET 4
00
OF
c) CE
d) FCC
e) UL
f) CUL
g) C-TICK
h) PSE
i) BSMI
j) S-mark
7.
Environment:
7.1 Operating temperature: air temperature -10 to +55 .
7.2 PS-OFF operating temperature: air temperature +5 to +35
R
E
T
N
E
L
C IA
C NT
O
D DE
I
A
T NF
L
E
D CO
7.6 Altitude: operate properly at any altitude between 0 to 10,000 feet and storage: 50,000 feet
maximum.
7.7 Vibration: Non-operating 0.01g^2/Hz at 5Hz,sloping to 0.02g^2/Hz at 20Hz,and maintaining
0.02g^2/Hz from 20Hz to 500Hz.The area under the PSD curve is 3.13 Grms.The duration shall be
10 minutes
Per axis for all three axes on all samples.
7.8 Mechanical shock:Non-operating 50g,trapezoidal input;velocity change 170in/s.
Three drops on each of six faces are applied to each sample.
8. Power supply timeing
Date
Drawn
Design (EE)
Design (ME)
12/05/11
DESCRIPTION:
(Electrical Specification)
MODEL NO.
DPS-200PB-176 C
REV.
DOCUMENT NO. :
ES-200PB-176 C
SHEET 5
00
OF
AC
H
REM OTE
OFF
ON
OFF
ON
VH
VH
+5V
0V
R
E
T
N
E
L
C IA
C NT
O
D DE
I
A
T NF
L
E
D CO
T4
T2
PG
0V
T1
Note:
T3
The power supply DC output (Exception of +5VSB) shall be enabled with an active low,
TTL-Compatible signal (PS_ON).The PS_ON# pin shall be pulled up to +5VSB via a 3Kohm
resistor within the power supply,+5VSB shall be on wherever AC power is present. When
Date
Drawn
Design (EE)
Design (ME)
12/05/11
DESCRIPTION:
(Electrical Specification)
MODEL NO.
DPS-200PB-176 C
REV.
DOCUMENT NO. :
ES-200PB-176 C
SHEET 6
00
OF
PS_ON# is pulled to TTL low the DC output and +5VSB are to be enabled . When PS_ON# is
pulled to TTL high or open-circuited, the DC output are to be disabled. The DC output enable
circuit shall be SEL V-compliant.
PS_ON
Active _Low
Active _high or Open Circuit
+5VSB Outputs
ON
ON
R
E
T
N
E
L
C IA
C NT
O
D DE
I
A
T NF
L
E
D CO
11. Cap life calculation: Under 115Vac/230Vac/80%loading/ 50 AMB, life is more than 3years
Date
Drawn
Design (EE)
Design (ME)
12/05/11
DESCRIPTION:
(Electrical Specification)
MODEL NO.
DPS-200PB-176 C
REV.
DOCUMENT NO. :
ES-200PB-176 C
SHEET 7
00
OF