HW Unit 1
HW Unit 1
Prepared By :
Dr.E.Kodhai,Asso.Prof./CSE
M.Ganesan, AP/CSE
R.Rajadurai, AP/CSE
Verified by :
Approved by :
UNIT I
Personal Computer: Introduction History of the Personal Computers System Components - Data
flow inside the PC Processor types and specifications 16-bit to 64-bit evolution specifications
Cache Memory Processor Features: System Management Mode Super scalar execution Dynamic
Execution - Dual independent bus architecture Hyper threading Dual and multi core technology socket and slot types Intels Pentium and Core Processors AMD K6 to K8 series processors.
2 Marks
1.
2.
4.
5.
6.
7.
8.
Power Supply
Motherboard
Microprocessor.
Memory
Drive controllers
Hard disk drive(s)
CD-ROM drive(s)
Floppy drive(s)
Monitor
Keyboard
Mouse
John Napier creates Napiers Bones wood (or) Ivory rods used for calculation.
1642
1822
Charles Babbage introduces the difference engine and later the analytical engine, a true
general purpose computing machine.
1937
John V Atanesoff begins work on the Atanasoff Berry Computer(ABC). First electronic
computer,uses tubes, transistors,Selenoids and relays.
1945 -
John Von Neuman writes First draft of a report on the EDVAC, architecture of the
modern stored program computer.
1946 -
1949 -
Maurice wilkes assembles the EDSAC, First practical stored program computer at
Cambridege University.
1955 -
1956 -
MIT researchers build TX-0, the first general purpose, programmable computer build with
transistors.
1959 -
IBMs 7000 series mainframes are the companys first transitorised computer.
1960 -
Bell labs designs its Dataphone, the first commercial modem specifically for converting
digital data to analog signals for transmission across long distnce network.
1964 -
Online transaction processing makes its debut in IBMs SABRE reservation system, setup
for American Airlines.
1969 -
Internet begins when the department of defence establishes 4 nodes on the ARPANET, two
at University of Californiacampuses and one each at Sri international and the University of
Utah.
1971 -
1974 -
Xerox Palo Alto research centre design the Alto, the first workstation with a built in mouse
for input.
1975 -
Telenet, the first commercial packet switching network and civilian equivalent of
ARPANE is born.
1976 -
1980 -
Seagate technology creates the first hard disk drive for micro computers, ST-506.
1981 -
The first optical data storage disk has 60 times the capacity of 5 floppy disk.
1981 -
1981 -
1981 -
Adam Osborne completes the first portable computer OsborneJ, which weighs 24 lbs and
cost $1,795.
1981 -
Philips and Sony introduces the CD-DA format(Compact Disk Digital Audio)
1982 -
1983 -
Compaque introduces its first PC clone that uses the same software as the IBM PC.
1990 -
The world wide web is born when Tim Borners Lee develops HTML.
1993 -
1995 -
1995 -
1997 -
1998 -
1999 -
IEEE officially approves the 5Ghz band 802.11a 54mbps and 2.4Ghz band 802.11b
11mbps wireless networking standards.
2000 -
2000 -
2001 -
2006 -
2009 -
2012 -
2013 -
2015 -
2. Draw the functional Block diagram of the PC and explain its parts (APR 2011)
A computer system consists of mainly four basic units; namely input unit, storage unit, central processing
unit and output unit. Central Processing unit further includes Arithmetic logic unit and control unit, as
shown in the figure:.
A computer performs five major operations or functions irrespective of its size and make. These are
The CPU will read the binary code and follow the coded instructions. These instructions tell the CPU
where to send the data next. In this case our d will be sent to our graphic card and then displayed on our
screen.The CPU would be like our doctor examining us, deciding on a treatment, and carrying it out.
11
Internal registers
Proce Cloc
Max.
or
ss
Memo
Bus
L1
L2
Mul.
Transist
Instr
ors
ry
u.
8088
3.0
1x
5v
16 bit
8 bit
1MB
29,000
8086
3.0
1x
5v
16 bit
16 bit
1MB
29,000
Pentium
0.35
2x+
3.3v
32 bit
64 bit
64GB
2x8K
256
5.5M
KB,
Pro
512
12
0.35
II
3.5x
2.8v
32 bit
64 bit
64GB
Celeron
Pentium
0.25
0.25
3.5x
1.8v-
2.8v
4x+
2.0v-
III
32 bit
64 bit
32 bit
64 bit
64GB
64GB
2.05v
Pentium
0.18
3x+
1.7v
32 bit
64 bit
64GB
IV
Core 2
0.065
Duo
1.75
0.9v-
x+
1.3v
64bit
64 bit
1TB
2x16
512
KB
KB,
2x16
0KB
KB
2x16
256
KB
KB,
12+8
256
KB
KB,
2x32
1/2
KB(x
MB(
2)
x2)
L1
L2
MM
7.5M
X
-
MM
7.5M
X
-
SSE
44M5
SSE2
42M
SSE3
291M
Mul.
Transist
Instr
ors
Proce Cloc
Max.
or
ss
Memo
Bus
ry
AMD
0.35
K5
1.5x
3.5v
32 bit
64 bit
4GB
AMD
0.25
5x+
ATHLO
u.
16+8
4.3M
2x64
512
Enh.3
32M
KB
KB,
KB
1.6v-
32 bit
64 bit
4GB
1.8v
now
AMD
0.13
ATHLO
5x+
1.5-
32 bit
64 bit
1.8v
4GB
2x64
256
KB
KB,
N XP
3D
32.2M
Now!
Pro
Level 1 (L1) cache is extremely fast but relatively small, and is usually embedded in the processor
chip (CPU).
13
Level 2 (L2) cache is often more capacious than L1; it may be located on the CPU or on a separate
chip or coprocessor with a high-speed alternative system bus interconnecting the cache to the CPU, so
as not to be slowed by traffic on the main system bus.
Level 3 (L3) cache is typically specialized memory that works to improve the performance of L1 and
L2. It can be significantly slower than L1 or L2, but is usually double the speed of RAM. In the case of
multicore processors, each core may have its own dedicated L1 and L2 cache, but share a common L3
cache. When an instruction is referenced in the L3 cache, it is typically elevated to a higher tier cache.
All the special tasks like power management, error handling and any specific platform related
operations are performed.
Entered in SMM by invoking SMI(System Management Interrupt).
14
SMRAM is a special memory which is accessible in SMM but not accessible in normal execution
made.
Returns to normal execution by executing instruction RSM.
SUPERSCALAR EXECUTION
The fifth-generation Pentium and newer processors feature multiple internal instruction execution
pipelines, which enable them to execute multiple instructions at the same time. The 486 and all preceding
chips can perform only a single instruction at a time. Intel calls the capability to execute more than one
instruction at a time superscalar technology. This technology provides additional performance compared
with the 486.
The super scalar technique is identifying characteristics:
Instructions are issued from a sequential instruction stream.
CPU hardware dynamically checks for data dependencies between instructions at runtime.
CPU accepts multiple instructions per cycle.
DYNAMIC EXECUTION
First used in the P6 or sixth-generation processors, dynamic execution is an innovative combination of
three processing techniques designed to help the processor manipulate data more efficiently. Those
techniques are multiple branch prediction, data flow analysis, and speculative execution. Dynamic
execution enables the processor to be more efficient by manipulating data in a more logically ordered
fashion rather than simply processing a list of instructions, and it is one of the hallmarks of all sixthgeneration processors.
The way software is written can dramatically influence a processor's performance. For example,
performance will be adversely affected if the processor is frequently required to stop what it is doing and
jump or branch to a point elsewhere in the program. Delays also occur when the processor cannot process
a new instruction until the current instruction is completed. Dynamic execution allows the processor to
not only dynamically predict the order of instructions, but execute them out of order internally, if
necessary, for an improvement in speed.
DUAL INDEPENDENT BUS (DIB)
Dual Independent Bus (DIB) is a processor architecture that includes two buses: one to the main system
memory and another to the level 2 cache. The processor can access both simultaneously for improved
performance.
In Dual Independent Bus (DIB) architecture systems the single system bus is replaced by a back-side bus
for accessing level 2 cache, and a front-side bus for communicating data between the CPU and main
memory and input and output devices.
15
two cores (dual-core CPUs, for example, AMD Phenom II X2 and Intel Core Duo)
four cores (quad-core CPUs, for example, AMD Phenom II X4, Intel's i5 and i7 processors)
six cores (hexa-core CPUs, for example, AMD Phenom II X6 and Intel Core i7 Extreme Edition
980X)
eight cores (octa-core CPUs, for example, Intel Core i7 5960X Extreme Edition and AMD FX8350)
16
Intel and AMD have created a set of socket and slots for their processors. Each socket or slot is designed
to support a different range of original and upgrade processors. The table below shows the designations
for the various standard processor sockets/slots and lists the chips that drop into them.
Intel
P4/Core
Pins Layout
39x39
SPGA
26x26
478
mPGA
423
Supported Processors
Introduced
Pentium 4 FC-PGA
Nov. 2000
Oct. 2001
30x33
LGA
LGA 1156
(Socket H)
1156
40x40
LGA
Sept.
2009
LGA 1136
(Socket B)
1366
41x43
LGA
Nov. 2008
LGA 1155
40x40
1155
(Socket H2)
LGA
Jan. 2011
Core i7
Nov. 2011
Athlon 64
Sept.
2003
Athlon 64 v.2
June 2004
LGA 2011
754
939
58x43
hexLGA
29x29
754
mPGA
31x31
939
mPGA
2011
940
940
31x31
mPGA
Apr. 2003
AM2
940
31x31
mPGA
May 2006
AM2+
940
31x31
mPGA
AM3
9412
31x31
mPGA
Feb. 2009
AM3+
9412
31x31
mPGA
"Bulldozer" Processors
Mid-2011
Aug. 2006
FM1
AMD K8
AMD A
FM2
35x35
LGA
31x31
905
LGA
31x31
904
LGA
17
Sept.
2012
Sockets 4, 5, 7, and 8 are Pentium and Pentium Pro processor sockets and are shown together in the figure
below so you can see the overall size comparisons and pin arrangements between these sockets.
19
Plotting
Other peripherals - The purpose and specific application of a facility may require additional hardware
not in a traditional computing lab. These are some common peripherals used in special applications:
Scanning
Special storage (CD-R, DVD-R, etc.)
Special input (tablets, mapping, data acquisition, etc.)
Audio/Video systems (projector, sound, etc.) - Many computing facilities, especially instructional ones,
benefit from the ability to display information for the entire room. This may include the ability to project
computer screens, project television/video tapes/DVDs, play audio tapes/CDs, and amplify input from
microphones. More advanced systems even allow instructors to project any of the workstation screens to a
projector or to other computer screens on the fly.
Upgrade path - Any computer hardware and software will eventually have to be replaced as it becomes
obsolete. Computing facilities should have an upgrade plan and budget for both hardware and software. In
general, ITS uses a three-year replacement cycle for hardware in computing facilities. Software is
replaced more frequently, usually as new, more useful, versions are released. Budgeting for new software
is difficult due to the unpredictable nature of software development, but plan on spending about a third of
your original software costs each year in upgrades.
Furniture - The purpose of a facility is the strongest influence on the furniture and layout of the facility.
An open computer lab may simply be rows of computers on basic tables. An instructional facility may
have rows all facing the front of the room for instruction. A collaborative facility may have single
computers (or groups of computers) at large tables designed to seat many students. At least one
workstation in each facility should be placed on an adjustable height table for accessibility by people
using wheelchairs. In an instructional facility, the instructors workstation should also be placed on an
adjustable height table.
Accessibility - In addition to placing accessible tables in the lab, one should also consider the
accessibility of the computer applications(using special input/output hardware or software), other systems
(printing, A/V equipment, etc.), and the accessibility of the room layout.
Power - Often the existing power circuit(s) in a room are not sufficient for a computing facility. Examine
your power needs and resources, and contact facilities management regarding power system upgrades.
14. Describe the DMA Architecture of the PC in detail? (NOV 2010)
Direct memory access (DMA) is a feature of computerized systems that allows certain hardware
subsystems to access main system memory independently of the central processing unit (CPU).
DMA Architecture
21
22
23