Chen 2016
Chen 2016
Chen 2016
fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2016.2585223, IEEE
Transactions on Power Electronics
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) <
I. INTRODUCTION
Dual-inverter configuration with two separated DC voltage
supplies is one of the attractive approaches to provide a higher
voltage for motor drives in electric vehicle (EV) applications,
or large-power wind energy generation system [1-4]. Since
each end of the stator windings of the open winding AC
machine is directly connected to an inverter, usually the
reference voltage vector will be split into two voltage vectors,
two independent space vector pulse width modulations
(SVPWMs) or discontinuous PWMs are adopted to determine
the gate pulses for each inverter [5]. Thus, the switching
frequency during a sampling period is doubled compared with a
single inverter fed drive system. In order to reduce the
switching frequency, an alternate-sub-hexagonal-centre PWM
switching strategy [6] and an alternate-inverter PWM strategy
[7-8] are proposed. However, the DC-link voltages for the two
inverters are restricted to be equal, and the output performance
might be deteriorated when the two DC voltages are different.
Thus, for the applications, such as ship electrical system [9] and
hybrid vehicles with energy storage [10], where two different
DC-link voltages are usually employed, a more flexible
modulation strategy is needed. In addition, the space vectors
produced by the dual two-level inverter are identical to that of
the three-level inverter [11-12], and each sector is divided into
four triangle regions according to the magnitude and angle of
the reference voltage vector, which increases computational
complexities.
To improve the situations, a unified SVPWM algorithm is
proposed in this letter, where two inverters are controlled
simultaneously and the values of the two isolated DC sources
Manuscript received April 8, 2016; revised May 15, 2016 and June 6, 2016;
accepted June 21, 2016. This work was supported by the National Natural
Science Foundation of China under grant 51377141.
The authors are with college of electrical engineering, Zhejiang University,
Hangzhou, 310027 China (e-mail: [email protected]; [email protected]).
Vdc1
Vdc2
Open winding
INV2
AC machine
Fig. 1 Configuration of dual inverter with two isolated DC sources
INV1
tx
3Vsm
Ts sin( / 3 )
Vdc1
(2)
3Vsm
ty
Ts sin
Vdc 2
where Vsm is the amplitude of the reference voltage vector Vs, Ts
is the sampling period and (0,/3] is the angle between Vs
and Vx.
The voltage vector plane for the dual inverter system is
divided into 6 sectors. Considering that the time durations tx
and ty are limited to Ts, each sector is divided into 3 regions, as
shown in Fig. 2 for sector I as an example. If tx > Ts, the voltage
vector Vs is located in region , as displayed in Fig. 2(b). If ty >
0885-8993 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2016.2585223, IEEE
Transactions on Power Electronics
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) <
Ts, Vs is located in region , as shown in Fig. 2(c). Otherwise,
Vs is in region , as exhibited in Fig. 2(a). When Vs is not
located in region , a complementary voltage vector is needed
according to the voltage-second integral principle.
Vs
Vs
-V2y
V1x
-V2y
V1x
-V2x
(a) region
(b) region
V1x
Vs
V1y
-V2y
(c) region
Fig. 2 Vectors synthesis process when Vs appears in three regions
Sector
I-VI
t1x = tx
t1x = Ts
t1x = tx
V1x
V1y
t1y = 0
t1y = 0
t1y = (ty-Ts)/k
INV2
region
tx Ts
ty > Ts
INV1
region
tx > Ts
ty Ts
V2x
t2x = 0
t2x = k(tx-Ts)
t2x = 0
V2y
t2y = ty
t2y = ty
t2y = Ts
325
316
125
35
31
V
15 s
-V
154
y
Vx
134
13
341
541
51
53
512
532
163
563
Fig. 3 Voltage vector plane and voltage selection for the dual-inverter
356
(6)
(4)
Sa
Sb
Sc
V1
V1
Sa
V1
V2
V1
Sa
Sb
Sc
Sb
Sc
tx
tx/2(ty-Ts)/ktx/2
Ts
(a) region
(b) region
(c) region
Fig. 4 Voltage vector switching sequence for INV1 in sector I
Sa
Sb
Sc
V5
ty
Sa
Sb
Sc
V5
V4
V5
Sa
Sb
Sc
V5
Ts
(a) region
(b) region
(c) region
Fig. 5 Voltage vector switching sequence for INV2 in sector I
0885-8993 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2016.2585223, IEEE
Transactions on Power Electronics
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) <
vector is located in region , INV1 works in clamping mode
while INV2 works in switching mode, as presented in Fig. 4(b)
and Fig. 5(b). For the case in region , INV1 will work in
switching mode while INV2 works in clamping mode, as
illustrated in Fig. 4(c) and Fig. 5(c).
It can also be seen that the switching time of the dual inverter
in a sampling period is always four times no matter which
region the desired voltage vector is located, which is only 1/3
of that of the dual-inverter dual-SVPWM system in [5].
If the reference voltage vector Vs is small, i.e. within the
smaller circle shown in Fig. 3, then it will only moves in region
for all sectors, both inverters will work in only switching
mode, as shown in Figs. 4-5. If the desired voltage vector is
located in between the two dotted circles, then both region
and region will be passed through. Otherwise, the voltage
vector V1 selected by INV1 will be clamped in region sector
I and chopped for the residual two regions, as shown in Fig.
4(b).
keeps a good state no matter how much the voltage difference is,
k=15:13 as shown in Fig. 8(b) or k=3:1 in Fig.8(c).
INV2 Driving
INV1
Encoder signal
Sampling DSP
TMS320F28335 processing
Value
1.35
4
7.76e-3 H
17e-3 H
0.1286 Wb
Dynamometer
controller
Open winding
PMSM
Hysteresis
dynamometer
Vb1o
Vc1o
(100V/div)
Va2o
Vb2o
Vc2o
Te(1.5Nm/div)
Iabc(7A/div)
(10ms/div)
(a) k=Vdc1:Vdc2=70V:70V=1
Va 1 o
Vb 1 o
Vc 1 o
(100V/div)
Va 2 o
Vb 2 o
Vc 2 o
Te(1.5Nm/div)
Ia b (7A/div)
c
(10ms/div)
(b) k=Vdc1:Vdc2=75V:65V=15:13
Fig. 7 The alternate-inverter PWM switching strategy [7] at 500 r/min
Va1o
Vb1o
Vc1o
Va2o
Vb2o
Vc2o
region
(100V/div)
20us/div
Te(1.5Nm/div)
Iabc(7A/div)
10ms/div
(a) k=Vdc1:Vdc2=70V:70V=1
0885-8993 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2016.2585223, IEEE
Transactions on Power Electronics
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) <
Te(1.5Nm/div)
Iabc(7A/div)
10ms/div
(b) k=Vdc1:Vdc2=75V:65V=15:13
Va1o
Vb1o
Vc1o
Va2o (100V/div)
Vb2o
Mag(% of fundamental)
Vc2o
Mag(% of fundamental)
Vc1o
Va2o (100V/div)
Vb2o
Mag(% of fundamental)
Va1o
Vb1o
THD=4.23%
2
1
0
10
20
30
Harmonic order
50
60
50
60
40
Vc2o
Te(1.5Nm/div)
Iabc(7A/div)
10ms/div
(c) k=Vdc1:Vdc2=105V:35V=3:1
Fig. 8 The unified SVM at 500 r/min
THD=2.94%
2
1
0
10
20
30
Harmonic order
40
THD=2.83%
2
1
0
10
20
30
Harmonic order
40
50
60
Va1o
region
Vb1o
Vc1o
under k=Vdc1:Vdc2=70V:70V.
region
Va2o
Vb2o
Vc2o
(100V/div)
Te(1.5Nm/div)
20us/div
Iabc(7A/div)
20ms/div
(a) k=Vdc1:Vdc2=70V:70V=1
Va1o
Vb1o
Vc1o
Va2o (100V/div)
Vb2o
of ia (%)
Vc2o
70:70
75:65
94:46
105:35
2.83
3.03
2.05
3.51
IV. CONCLUSION
Te(1.5Nm/div)
Iabc(7A/div)
20ms/div
(b) k=Vdc1:Vdc2=75V:65V=15:13
Va1o
Vb1o
Vc1o
Va2o (100V/div)
Vb2o
Vc2o
REFERENCES
Te(1.5Nm/div)
Iabc(7A/div)
20ms/div
(c) k=Vdc1:Vdc2=105V:35V=3:1
Fig. 9 The unified SVM at 1000 r/min
[1] H. Stemmler, High-power industrial drives, Proc. IEEE, vol. 82, no. 8, pp.
1266-1286, Aug. 1994.
[2] H. Nian, Y. Zhou and H. Zeng Zero-sequence current suppression strategy
for open winding PMSG fed by semicontrolled converter, IEEE Trans.
Power Electron., vol. 31, no. 1, pp. 711-720, Jan. 2016.
[3] J.Hong, H. Lee and K. Nam, Charging method for the secondary battery in
0885-8993 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2016.2585223, IEEE
Transactions on Power Electronics
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) <
0885-8993 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.