Implementation of Multimode Interleaver PDF
Implementation of Multimode Interleaver PDF
Implementation of Multimode Interleaver PDF
IJESRT
INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH
TECHNOLOGY
Implementation of Multimode Interleaver Address Generator for Wireless
Application
T.Shanthi
II M.E VLSI Design, Electronics and Communication Engineering, Akshaya College of
Engineering and Technology, Coimbatore, Tamilnadu, India
[email protected]
Abstract
In this brief the Low-complexity and novel technique is developed to implement efficiently the address
generation circuitry of the interleaver used in the WiMAX and WLAN transreceiver. Wireless communication is one
of the most vibrant research areas in the communication field. WLAN and WiMAX are emerging standards for
wireless broadband communication system. The OFDM multiplexing technique used in above standards for reducing
the inter symbol interference over wireless channel. The various modulation schemes such as Binary phase shift keying
(BPSK), quadrature phase shift keying (QPSK), 16-quadrature amplitude modulation (QAM) and 64-QAM can be
used to generate the address in interleaver structure. The channel interleaver employed in the communication system
for minimizing the effect of burst error and improving the performance of FEC codes in wireless channel. The complex
mathematical formulas can be replaced with optimized hardware structures. The modified structure to be used for both
applications. Due to this compact structure the circuit complexity and area can be reduced. The structure can be
implemented in FPGA using VHDL coding.
[7045-7050]
[Shanthi et al., 3(4): April, 2014] ISSN: 2277-9655
Impact Factor: 1.852
usually providing a connection through an access point of read address for interleaver memory. Block
(AP) to the wider internet [4]. WLANs can be used in interleaver uses two memory blocks out of which one
different user environments namely home, corporate memory block is written and the other is read based on
and public environment etc. WLANs are used to the value of select (sel) signal. Interleaving is
connect wireless users to a fixed LAN in corporate frequently used in digital communication to improve
environments. A major WLAN application used in the performance of forward error correcting codes.
public sectors where WLAN can be used to connect a Many communication channels are not memory less:
user to the backbone network. Airports, hotels, high- errors typically occur in bursts rather than
rising offices, city centers will be target area for such independently. If the number of errors within a code
public WLAN usage [5]. word exceeds the error-correcting code's capability, it
he organization of the rest of this brief is as fails to recover the original code word. Interleaving
follows: Section II explains the interleaving technique ameliorates this problem by shuffling source symbols
of the wireless system. In Section III, proposes the key across several code words, thereby creating a more
difference between WiMAX and WLAN. The uniform distribution of errors. Therefore, interleaving
simulation result shown in Section IV. Finally, this is widely used for burst error correction.
brief is concluded with the FPGA implementation A. FORWARD ERROR CORRECTION CODE
result in section V. In telecommunication, information theory, and
coding theory, forward error correction (FEC) or
Interleaving in Wireless System channel coding is a technique used for controlling
Interleaving is a technique that can be used in errors in data transmission over unreliable or noisy
digital communications systems to enhance the error communication channels. The central idea is the
correcting capabilities of block codes. Interleaving is sender encodes their message in a redundant way by
an important and powerful technique to combat burst using an error-correcting code (ECC).The redundancy
of errors for FEC coded signal. This technique is allows the receiver to detect a limited number of errors
traditionally used to reduce bit error rate (BER) of that may occur anywhere in the message, and often to
digital transmission over a burst channel. The correct these errors without retransmission. FEC gives
interleaver subsystem rearranges the encoded symbols the receiver the ability to correct errors without
over multiple code blocks. This effectively spreads out needing a reverse channel to request retransmission of
long burst noise sequences so they appear to the data. FEC is therefore applied in situations where
decoder as independent random symbol errors which retransmissions are costly or impossible, such as one-
are manageable burst errors. The interleaver depth way communication links and when transmitting to
varies with modulation scheme. The interleaver is multiple receivers in multicast. FEC information is
defined by a two-step permutation. usually added to mass storage devices to enable
1) The adjacent coded bits are mapped to non-adjacent recovery of corrupted data, and is widely used in
subcarriers. modems. FEC processing in a receiver may be applied
2) Adjacent coded bits are mapped alternately to less to a digital bit stream or in the demodulation of a
and digitally modulated carrier. For the latter, FEC is an
more significant bits of the constellation to avoid integral part of the initial analog-to-digital conversion
long run in the receiver.
of lowly reliable bits. Many FEC coders can also generate a bit-error-rate
The interleaver structure is shown in (BER) signal which can be used as feedback to fine-
fig.1.interleaver consists of two sections: address tune the analog receiving electronics. The maximum
generator and interleaver memory. fractions of errors or of missing bits that can be
corrected is determined by the design of the FEC code,
so different forward error correcting codes are suitable
for different conditions.
B. ADDRESS GENERATOR
The address generator circuit is used to
generate (1) write addresses (2) read addresses (3) sel
signals. The complete circuit is shown in Fig. 2. The
Fig. 1. Interleaver structure circuit consists of stages of multiplexers which
The address generator is basically the implement equal or unequal increments for various
simultaneous implementation of (1) and (2) which is modulation schemes as shown in Table 1. The design
the write address along with provision for generation concept contains three levels of multiplexer (MUX).
[7045-7050]
[Shanthi et al., 3(4): April, 2014] ISSN: 2277-9655
Impact Factor: 1.852
The design concept contains three multiplexers position and there after transits to the desired states in
(muxs): mux-1 and mux-2 implements the unequal response of new value in mod_typ. The read addresses
increments required in 16-QAM and 64-QAM are linear in nature and are generated using a nine bit
whereas mux-3 routes the outputs received from mux- up counter as shown in Fig. 2. The counter is reset
1 and mux-2 along with equal increments of BPSK and whenever it reaches to the terminal count for a desired
QPSK. The select input of mux-1 is driven by a T-flip- modulation scheme. The sel generator is basically a T-
flop named qam16_sel whereas that of mux-2 is flip-flop used to generate the select (sel) signal and is
controlled by a mod-3 counter, qam64_sel. The two initialized to zero using clr input.
lines of mod type (modulation type) are used as select Table I Interleaver Write Address For Modulation
input of mux-3. The 6-bit output from the mux-3 acts Schemes
as one input of the 9-bit
adder after zero padding. The other input of the adder
comes from accumulator, which holds the previous
address. After addition a new address is written in the
accumulator.
[7045-7050]
[Shanthi et al., 3(4): April, 2014] ISSN: 2277-9655
Impact Factor: 1.852
he remains connected. Some key differences between
WLANs and WMANs supported by Wi-Fi and
WiMAX products:
It's possible to use WMAN technology
indoors, but 802.16 protocols are optimized
for outdoor operation. It's possible to use
WLAN technology outside, but 802.11
protocols were primarily designed for indoor
networks.
Larger WLANs can be constructed using
many densely-spaced Wi-Fi APs, but to
blanket miles of territory with wireless, you
really want to create a WMAN technology.
On the other hand, using WiMAX products
for communication between PCs inside the
Fig. 3. Schematic diagram of interleaver memory same building would be pricey and
impractical -- that's precisely what WLAN
WIMAX Vs WLAN technologies were created for.
Wireless Local Area Network, also known as Most office and home WLANs are composed
WLAN or Wi-Fi, is the alternative to cabled LAN. It of Wi-Fi products operating in unlicensed
provides users mobility to move from one location to spectrum -- channels freely available for use
another without thinking about the wires. It has grown by anyone. WiMAX products most often
in popularity along with the rise of laptop computers operate in spectrum licensed to wireless
and low cost netbooks that made mobile computing carriers who use them to deliver commercial
within reach for most people. WiMax stands for BWA services.
worldwide interoperabiliy for Microwave Access and
it provides high speed internet access to areas the Simulation Result
WLAN cannot reach. WiMax is a new technology that
is still not very popular but is gaining widespread
attention due to the niche it serves. WiMax equipment
provides services that are in between high speed, low
range WLAN and low speed, high range 3G and 2G
technologies. WLAN can provide high speeds since its
hardware is not meant to transmit or receive signals
from far away and it does not have to deal with the
substantial attenuation that comes with long distances.
The 50km range of WiMax and its superior ability to
pass through obstructions makes it ideal for certain
applications as a last mile connectivity replacement to
cables for DSL lines. The speed that can be achieved
with WiMax isn’t constant though, it is conversely
proportional to the distance between the base station
and the subscriber.
The two technologies also differ in the type of
Fig. 4. Simulation result for address generator
Media Access Controller or MAC that they utilize.
In BPSK modulation scheme (mod_typ=00)
Wi-Fi uses one that is contention based. This means
have been chosen where first 16bits of raw data input
that all clients who use the same access point are
(data_in) are held high. The effect of interleaver is
competing for bandwidth with the closest user getting
visible as the consecutive 1’s are dispersed by 3 bits
the highest priority. WiMax uses a MAC with a
position in the data output (data_out) line. This is
scheduling algorithm that ensures each client gets
because the write address sequence in BPSK
assigned a certain time span to communicate with the
modulation scheme is 0, 3, 6, 9,….47. Similar results
access point. The time span allocated to each client can
are also obtained for other modulation schemes. The
be reduced or expanded depending on the needs of the
VHDL program developed for the proposed WiMAX
client but it cannot be used by other clients as long as
deinterleaver address generator is downloaded on the
http: // www.ijesrt.com(C)International Journal of Engineering Sciences & Research Technology
[7045-7050]
[Shanthi et al., 3(4): April, 2014] ISSN: 2277-9655
Impact Factor: 1.852
Xilinx Spartan-3 (Device XC3S400) FPGA [11]. In thereby making themselves ideal choice for battery
this brief results in a significant reduction in powered wireless equipment.
occupancy of FPGA slices (by 80.24%), flip flops (by
35.9%), and four input LUTs (by 80.47%). This References
comparison clearly proves the low complexity and [1] IEEE std. 802.11a-1999, ‘‘Wireless LAN Medium
hardware efficiency of this design over the Acce ss Control (MAC) and Physical Layer (PHY)
conventional technique. In addition, the address specifications: High Speed Physical Layer in the
generator using the proposed technique can work 5 GHz Band,’’ July 1999.
48.69% faster than the latter. [2] IEEE std. 802.11g-2003, “Wireless LAN Medium
2000 Access Control (MAC) and Physical Layer (PHY)
1500 specifications Amendment 4: Further Higher
1000 Data Rate Extension in the 2.4 GHz Band” Jul y
500 Existing 2003.
0 [3] W.Konhauser, “Broadband wireless access
Proposed solutions— Progressive challenges and potential
value of next generation,” Wireless Pers.
Commun.,vol. 37, no. 3/4, pp. 243–259, May
2006.
Fig.5. Area and Power Comparison [4] B. K. Upadhyaya and S. K. Sanyal, “VHDL
Modeling of Convolutional Interleaver-
Conclusion Deinterleaver for efficient FPGA implementation,
The address generation circuitry of the “International Journal of Recent Trends in
WiMax and WLAN channel deinterleaver supporting Engineer ing, Academy Publisher, Finland, Vol 2,
all possible code rates and modulation patterns as per No. 6, November, pp. 66-68, 2009.
IEEE802.16e and 802.11a/g/n. The VHDL coding has [5] IEEE std. 802.11g-2003, “Wireless LAN Medium
been developed to evaluate the area utilization. The Access Control (MAC) and Physical Layer (PHY)
conventional Look Up Table (LUT) based method specifications, Amendment 4: Further Higher Dat
shows the minimum period as 7.283ns and the Rate Extension in the 2.4 GHz Band” July 2003.
maximum frequency was 137.30MHz. in this work the [6] U. S. Jha and R. Prasad, OFDM Towards Fixed
minimum period of 4.953ns is obtained, which is and Mobile Broadband Wireless Access, Artech
better than the conventional method and the House Publisher, London, 2007. S. B. Wicker,
corresponding maximum frequency obtained is Error Control System for Digital Communication
201.898MHz. The maximum operating frequency of and Storage, Englewood Cliffs, NJ: Prentice-
the address generator is improved by approximately Hall, Inc.
49% when compared with the conventional method. [7] E. Tell, and D. Liu, “A hardware architecture for
By eliminating the modulo function of QPSK, 16- a multimode block interleaver”, ICCSC, Moscow,
QAM, 64-QAM techniques, a significant reduction in Russia, June 2004.
the area of the address generation circuit can be [8] A. Sghaier, S. Ariebi, and B. Dony, “A pipelined
achieved. The area utilization of a technique can be implementation of OFDM transmission on
represented in terms of number of gate counts. The reconfigurable platforms”, CCECE08
conventional method required a gate count of 1,556 Conference, Dec, 2007, pp. 801-804.
logic gates and in this work the gate count is reduced [9] R. Asghar, and D. Liu, “Low complexity
to 1,524 gates. The FSM based technique is to model multimode interleaver core for WiMAX with
the interleaver used in IEEE 802.11a and IEEE support for convolutional interleaving”, IJECCE,
802.11g based WLAN is proposed. The proposed vol.1, no.1, Paris, 2009, pp. 20-29.
hardware model of the interleaver is completely [10] B. K. Upadhyaya, I. S. Misra and S. K. Sanyal,
implemented in Spartan-3 FPGA. Two different “Novel design of address generator for WiMAX
techniques to model the required memory in the multimode interleaver using FPGA based finite
interleaver using internal resources of FPGA have state machine,” ICCIT 2010, AUST, Dhaka, Dec.,
been shown. Critical analysis of implementation 2010.
results of both approaches have been made to ease the [11] Xilinx, “Spartan-3 FPGA Family: Complete
decision making of a system designer regarding the Data Sheet,” available at www.xilinx.com.
technique to adopt. Both techniques make efficient use [12] S. Brown & J. Rose, “FPGA and CPLD
of FPGA’s internal resources and consume low power Architectures: A Tutorial”, IEEE Design & Test
[7045-7050]
[Shanthi et al., 3(4): April, 2014] ISSN: 2277-9655
Impact Factor: 1.852
of Computers, Summer 1996, pp. 42-57.
[13] B. K. Upadhyaya and S. K. Sanyal, “An improved
LUT based reconfigurable multimode
interleaver for WLAN application,”Int. J. Recent
Trends Eng. Tech., ACEEE, vol.6,no.2,pp.183–
188,2011
[7045-7050]