Absolute GLS Verification: An Early Simulation of Design Timing Constraints
Absolute GLS Verification: An Early Simulation of Design Timing Constraints
Absolute GLS Verification: An Early Simulation of Design Timing Constraints
TM
Agenda
TM
1
Basic Design Flow and Challenge
RTL Verification
Logic Freeze
Physical Design
TM
2 2
Our Motivation
TM
3 2
Defining the right scope…
Static Timing Analysis Static Analysis
Timing Signoff Across all Process Voltage and Temperature range
Correct design constraints for all possible Functional/DFT modes
The Design will run at required performance of 200 MHz or 190 MHz,
is to be answered by STA Analysis; Needs no Verification.
TM
4
Design Timing Basics
Setup Timing
FF1 FF2
Hold Timing
Other Race Condition
(data to data check)
1 2 Timing Constraints
To be Verified
Multi-Cycle Paths
False Paths
Asynchronous Clocks
5
5
Why current GLS verification is not absolute ?
Scenario 1
Single Analysis Mode Timing SDF
There could be no timing violation in single mode, but there is in actual and
being missed in Signoff condition.
1 2 3
GLS Verification
Timing
Exception
TM
6
6
Why current GLS verification is not absolute ?
Scenario 2
Dependency on Functional Pattern
It doesn’t fail unless total delay is lying in setup/hold window of capturing flop.
1 2 3
Multicycle Path of 2 is applied
(which is incorrect)
Pass (bcs)
Setup/hold window
TM
7
7
ABSOLUTE GLS VERIFICATION
Early Simulation of Design Timing Constraints
Delays are modeled to make GLS fail if timing constraints are wrong !!
A. False Path (through static pins), let cell delays delayed by huge number.
C. Multicycle Path, let total data delay just meet the first edge of capture flop.
Simulated SDF
TM
8
8
Modelling the default delays
ZERO !!
Making all the clock edges to arrive at the same time at all the sinks.
TM
9
9
Default Design Timing and Logic Function
Default Environment
Tech
Tech
Tech
Clocking
TM
10 7
Asynchronous Clock Constraints Modelling
Reset
Block rb
1 IRC
1 1 1
AUX1
1 1 1
AUX2 Rest of the design
1 1
PLL1
1
PLL0
TM
11
11
Asynchronous Clock Constraints Modelling
Config 1
Baud Clock
IP
IPG Clock
1 1 1
Config 2
1 1 Baud Clock
1
IP
IPG Clock
TM
12
12
Multi Cycle Path Modelling
Mod
Setup/hold window
Individual Buffer Delay in the fanin/fanout cone are adjusted to make path lie exactly in 1 Time period
TM
13
13
False Path Modelling
Tech
Tech
1 11 1 11 Tech
False to the frequency limit – Signal is buffered upto the lowest working frequency
TM
14
14
Absolute GLS SDF Generation
ETS Timing Shell with constraints
Absolute Failure
Data Cell + Net delays
annotated to technology
delay
Wrong Constraints
All static (false) pins are
annotated max delay
Timing Clean
All MCP pins adjacent cell Modeled SDF
Final Timing
delays are modified to edge of
single cycle
Check generation
TM
15
15
The New Design Flow
RTL Verification
TM
16
Even further early look ahead .. ??
POSSIBLE .. !!
TM
17 2
Clock Glitch Modelling
Future Road Map (Under exploration…)
A A
Z Z
B B
A A
B B
Z
Z
Glitch modelling will be done only for clock logic and the un-timed signals (SE, Reset)
Data Glitch is anyways ensured by delay glitch signoff done later in STA the design cycle
(To be checked for glitch problems and efficiency)
TM
18
18
Clock Glitch Modelling
Future Road Map (Under exploration…)
Reset
Or
Clocking Logic
se
Or clk
TM
19
19
DFT Pattern generation and GLS verification
Future Road Map (Under exploration…)
TM
20
20
Conclusion
In Past few NPI’s GLS was enabled immediately after 1st synthesis run
We caught 2 bugs in the clock path from the early enabled Absolute GLS verification
TM
21
Backup Slides
enable
100 MHz
200 MHz
Module_en
100 MHz
200 MHz
Figure 1(B) Valid Multicycle Path (100MHz) as achieved by data path gating
TM
22
22
Backup Slides
Launch Capture
Clock Clock
gate gate
TM
23
23
Q&A
TM
Thank You
www.Freescale.com