Datasheet: Lvds2Edp
Datasheet: Lvds2Edp
LVDS2eDP
LVDS to eDP Converter
Version 2.3
18.05.2018
The information contained in this document has been carefully researched and is, to the best
of our knowledge, accurate. However, we assume no liability for any product failures or
damages, immediate or consequential, resulting from the use of the information provided
herein. Our products are not intended for use in systems in which failures of product could
result in personal injury. All trademarks mentioned herein are property of their respective
owners. All specifications are subject to change without notice.
Datasheet
Table of Contents
Revision History ....................................................................... 3
1 Description .......................................................................... 4
1.1 Features .................................................................................................. 4
1.2 Overview ................................................................................................. 4
2 Cabling................................................................................ 5
2.1 3.3V Panel Power ..................................................................................... 5
2.2 5V and 12V Panel Power ............................................................................ 5
3 Operating Conditions............................................................. 6
3.1 Power Sequencing .................................................................................... 6
3.2 LVDS Input Timing ................................................................................... 6
3.3 LVDS Data Mapping .................................................................................. 7
4 Connectors .......................................................................... 8
4.1 CON1 – LVDS & Panel Power Input ............................................................. 9
4.2 CON2 – I2C and external Power Supply ....................................................... 9
4.3 CON3 – eDP Output ................................................................................ 10
4.4 CON4 – Backlight Input ........................................................................... 11
4.5 CON5 – MCU Debug ................................................................................ 11
5 LED .................................................................................. 11
6 Cables ............................................................................... 12
6.1 LVDS Cable (connects to CON1) ............................................................... 12
6.2 Backlight Cable (connects to CON4) .......................................................... 12
6.3 eDP Cable (connects to CON3) ................................................................. 12
Revision History
Date Rev.No. Description Page
24.06.2014 1.0 Initial version All
16.07.2014 1.1 Reformat and add Connectors pinning All
25.07.2014 1.1 Added Board Picture, removed Preliminary notice All
07.08.2014 1.1 Clarified Odd, Even Pixel 7
12.11.2014 1.2 PCB 1.1 changes are implemented All
Added IPC usage
14.11.2014 1.3 Corrected pinout description of CON1 7
26.01.2014 1.4 Removed 1 lane 5
19.11.2015 1.5 Added power consumption 9
04.12.2015 1.6 Added Cables section 4, 9,
10
19.01.2016 1.7 Corrected CON3 HPD pin 8
16.02.2016 1.8 Corrected connector type of CON4 and CON5 8, 9
15.03.2016 1.9 Document completely revised All
14.06.2016 1.10 Company logo update All
Operating Temperature Range updated 16
12.07.2016 1.11 Add new Part Number ZU-09-032_A1 and ZU-09-029_A2 1,
Add Ordering Information 18
22.11.2016 1.12 Added panels NL192108AC18-01D and LP125WF2-SPB2 8
Added cable and FW information to HW options 4, 5
06.07.2017 1.13 Mechanical Dimensions updated 17
News and Updates removed 18
18.10.2017 2.0 Datasheet completely revised due to new HW revision 2.0 All
28.11.2017 2.1 Corrected pin-out of CON1, added LED error codes 9, 11
14.02.2018 2.2 Replaced obsolete ArtistaMedia-II by ArtistaMedia-III 12
18.05.2018 2.3 Added note to CON4 11
1 Description
LVDS2eDP is an interface board that converts LVDS data to embedded DisplayPort. It is used
when a flat screen panel with eDP input has to be connected to a source (e.g. an industrial PC)
which provides only an LVDS output signal.
1.1 Features
- Single and dual link LVDS input
- Supports 6bit and 8bit color depth
- Open LDI / JEIDA and VESA LVDS data mapping
- LVDS input clock rates up to 165MHz for Single Link and up to 135MHz for Dual Link
- Input and output resolution up to 1920x1200@60Hz
- eDP output compliant with DisplayPort 1.1a
- Supports two lanes eDP output with HBR (2.7Gpbs) and RBR (1.62Gbps)
- Can be connected to our standard Prisma and Artista controller boards and standard IPCs
- HDCP is not supported
- Panel voltage comes directly from the input source and is not regulated on the board
- Backlight voltage comes directly from the input source and is not regulated on the board
1.2 Overview
LVDS2eDP is available in the following two HW versions:
Both HW versions have to be loaded with a FW that is configured according to the output format
of the LVDS source and the used panel (single or dual link LVDS, LVDS data mapping, color
depth). See section 10 for ordering codes of configured LVDS2eDP interfaces.
2 Cabling
CON4
Backlight
Prisma eDP
LVDS-to-eDP eDP
CON1
LVDS
CON3
Artista 3.3V Panel Pwr
3.3V Panel Pwr
ZU-09-034 Backlight Panel
Industrial PC
CON2
Use the 3.3V version of the LVDS2eDP interface (ZU-09-034) if your panel power is 3.3V. In this
case the LVDS2eDP interface is supplied directly by the 3.3V panel power via CON1. Backlight
power and brightness control signals from the source are connected to CON4, these signals go
directly to the output connector CON3. A single cable connects CON3 to the eDP input of the TFT
panel. Do not connect any cable to CON2. See section 6 for ordering numbers of these cables.
Backlight
Prisma eDP
LVDS-to-eDP eDP
CON1
LVDS
CON3
3.3V
Use the 5V/12V version of the LVDS2eDP interface (ZU-09-036) if the panel power is 5V or 12V.
In this case an additional 3.3V power supply must be connected to CON2. All other cables are
equal to section 2.1.
3 Operating Conditions
To ensure a stable operation of the LVDS2eDP interface the user must ensure that the power and
control signals to the inputs of the interface comply with the following requirements.
LVDS Data
CON1/Pins 2…21
Brightness Adjustment
CON4/Pin 7
Backlight Enable
CON4/Pin 8
4 Connectors
Notes:
1) Odd pixel is the first pixel.
2) If you use ZU-09-034 only 3.3V panel power is allowed. See sec. 2 for more details.
Manufacturer : Hirose
Type : DF13-6P-1.25H
Notes:
1) Directly connected to SVCC of CON1
2) All backlight signals are directly connected to CON4
3) This is the max. allowed current of the LVDS2eDP interface. The max. allowed current of the
connected input source (IPC) must be considered as well. The LVDS2eDP interface does not
provide any current limitation circuitry or fuses.
Manufacturer : Hirose
Type : DF13-5P-1.25V
5 LED
The green LED on the board shows the status of the eDP chip.
6 Cables
eDP Panel (example) eDP Connector Cable Length Cable Order Code
LP156WF6-SPB1
LP125WF2-SPB2 IPEX 30 Pins 100mm KA-30-541
LP173WF4-SPF5
VVX12F045J00
IPEX 30 Pins 100mm KA-30-803
VVX10F087J00
G156HAN01.0 IPEX 40 Pins 100mm KA-30-754
NL192108AC18-01D
IPEX 40 Pins 100mm KA-30-758
NL192108AC13-02D
NL192108BC18-06F (Note 2) IPEX 40 Pins 100mm KA-30-859
Notes:
1) Other cables available upon request.
2) External LED converter needed (IN-54-010 with KA-25-024)
7 Electrical Requirements
Notes:
1) This is the voltage range of the LVDS2eDP interface. The voltage range of the connected eDP
panel must be considered as well. The input voltage on CON1 is directly connected to the panel,
the LVDS2eDP interface does not provide any voltage regulation circuitry.
Notes:
1) This is the max. allowed voltage of the LVDS2eDP interface. The max. allowed voltage of the
connected eDP panel must be considered as well. The input voltage on CON1 is directly
connected to the panel, the LVDS2eDP interface does not provide any voltage regulation
circuitry.
2) This is the max. allowed current of the LVDS2eDP interface. The max. allowed current of the
connected input source (IPC) must be considered as well. The LVDS2eDP interface does not
provide any current limitation circuitry or fuses.
8 Thermal Ratings
Item Symbol Min. Max. Unit Note
Operating 0
Top -20 +80 C
Temperature
0
Storage Temperature Tst -35 +85 C
9 Mechanical Dimensions
Figure 2: Dimensions
10 Ordering Information
It is important that the configuration of the LVDS2eDP interface matches with the data format of
the LVDS source and the color depth of the panel, otherwise color mismatch or image distortion
will occur.
Headquarters
Switzerland ALTRAC AG
Bahnhofstraße 3
5436 Würenlos