Philips Lc4.1l-Aa Chassis 20pf8946-78 23pf5321-78 23pf8946-78 23pf8946m-78 SM PDF
Philips Lc4.1l-Aa Chassis 20pf8946-78 23pf5321-78 23pf8946-78 23pf8946m-78 SM PDF
Philips Lc4.1l-Aa Chassis 20pf8946-78 23pf5321-78 23pf8946-78 23pf8946m-78 SM PDF
l.c
ho ira
ai
@ me
tm
ho al
uc P
LC4.1L
et
el
AA
E_14520_000.eps
170904
©
Copyright 2004 Philips Consumer Electronics B.V. Eindhoven, The Netherlands.
All rights reserved. No part of this publication may be reproduced, stored in a
retrieval system or transmitted, in any form or by any means, electronic,
mechanical, photocopying, or otherwise without the prior permission of Philips.
Published by BB 0471 Service PaCE Printed in the Netherlands Subject to modification EN 3122 785 15030
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
VGA: RGB - In
Display type : DV-LCD-IPS
Screen size: : 17 inch (45 cm)
1 5
: 23 inch (59 cm)
10
Resolution (HxV) : 1280x768 (WXGA) 6
Viewing angle : 176x176 deg. 11 15
Light output : 450 cd/m2
E_06532_002.eps
Tuning system : PLL 050404
Colour systems : NTSC
Video playback : NTSC
Figure 1-2 VGA Connector
Channel selections : 100 channels
: PLL
Aerial input : 75 ohm 1 - Red 0.7 V_pp / 75 ohm j
: Coax 2 - Green 0.7 V_pp / 75 ohm j
3 - Blue 0.7 V_pp / 75 ohm j
1.1.2 Sound 4 - Ground H
5 - Ground H
6 - Red - gnd Ground H
Sound systems : AV stereo
7 - Green - gnd Ground H
: BTSC 8 - Blue - gnd Ground H
Maximum power : 17 inch: 2x2 W
9 - 5V_DC +5 V_dc j
: 23 inch: 2x5 W
10 - Ground H
11 - Ground H
1.1.3 Miscellaneous 12 - DDC_SDA DDC data j
13 - H-sync 0-5V j
Power supply: 14 - V-sync 0-5V j
- Mains voltage : 90-240 V ac 15 - DDC_SCL DDC clock j
- Mains frequency : 50 / 60 Hz
1.2.2 Side Connections
Ambient conditions:
- Temperature range : +5 to +40 °C
- Maximum humidity : 90 % R.H. HEADPHONE
AUDIO R IN
Power consumption
- Normal operation : from 32 W AUDIO L IN
: to 110 W VIDEO IN
- Standby : <2W
S-VIDEO
AUDIO IN (PC/HD)
1.2 Connections DATA
E_14520_065.eps
1.2.1 Rear Connections 270904
1.3
el
Chassis Overview
LCD PANEL
TV & SCALER
BOARD A
AMPLIFIER
PANEL I
FRONT IR / LED
J PANEL
SIDE IO PANEL D
POWER SUPPLY
UNIT
E_14520_052.eps
200904
2.1 Safety Instructions • Where necessary, measure the waveforms and voltages
with (D) and without (E) aerial signal. Measure the
voltages in the power supply section both in normal
Safety regulations require that during a repair:
operation (G) and in stand-by (F). These values are
• Connect the set to the Mains (AC Power) via an isolation
transformer (> 800 VA). indicated by means of the appropriate symbols.
• The semiconductors indicated in the circuit diagram and in
• Replace safety components, indicated by the symbol h,
the parts lists, are interchangeable per position with the
only by components identical to the original ones. Any
other component substitution (other than original type) may semiconductors in the unit, irrespective of the type
indication on these semiconductors.
increase risk of fire or electrical shock hazard.
• Manufactured under license from Dolby Laboratories.
Safety regulations require that after a repair, the set must be “Dolby”, “Pro Logic” and the “double-D symbol”, are
trademarks of Dolby Laboratories.
returned in its original condition. Pay in particular attention to
the following points:
• Route the wire trees correctly and fix them with the 2.3.2 Schematic Notes
mounted cable clamps.
• Check the insulation of the Mains (AC Power) lead for • All resistor values are in ohms and the value multiplier is
external damage. often used to indicate the decimal point location (e.g. 2K2
• Check the strain relief of the Mains (AC Power) cord for indicates 2.2 kohm).
proper function. • Resistor values with no multiplier may be indicated with
• Check the electrical DC resistance between the Mains (AC either an "E" or an "R" (e.g. 220E or 220R indicates 220
Power) plug and the secondary side (only for sets which ohm).
have a Mains (AC Power) isolated power supply): • All capacitor values are given in micro-farads (µ= x10-6),
1. Unplug the Mains (AC Power) cord and connect a wire nano-farads (n= x10-9), or pico-farads (p= x10-12).
between the two pins of the Mains (AC Power) plug. • Capacitor values may also use the value multiplier as the
2. Set the Mains (AC Power) switch to the "on" position decimal point indication (e.g. 2p2 indicates 2.2 pF).
(keep the Mains (AC Power) cord unplugged!). • An "asterisk" (*) indicates component usage varies. Refer
3. Measure the resistance value between the pins of the to the diversity tables for the correct values.
Mains (AC Power) plug and the metal shielding of the • The correct component values are listed in the SpareParts
tuner or the aerial connection on the set. The reading List. Therefore, always check this list when there is any
should be between 4.5 Mohm and 12 Mohm. doubt.
4. Switch "off" the set, and remove the wire between the
two pins of the Mains (AC Power) plug. 2.3.3 Rework on BGA (Ball Grid Array) ICs
• Check the cabinet for defects, to avoid touching of any
inner parts by the customer. General
Although (LF)BGA assembly yields are very high, there may
2.2 Warnings still be a requirement for component rework. By rework, we
mean the process of removing the component from the PWB
and replacing it with a new component. If an (LF)BGA is
• All ICs and many other semiconductors are susceptible to
removed from a PWB, the solder balls of the component are
electrostatic discharges (ESD w). Careless handling
deformed drastically so the removed (LF)BGA has to be
during repair can reduce life drastically. Make sure that,
discarded.
during repair, you are connected with the same potential as
the mass of the set by a wristband with resistance. Keep
components and tools also at this same potential. Available Device Removal
ESD protection equipment: As is the case with any component that, it is essential when
– Complete kit ESD3 (small tablemat, wristband, removing an (LF)BGA, the board, tracks, solder lands, or
connection box, extension cable and earth cable) 4822 surrounding components are not damaged. To remove an
310 10671. (LF)BGA, the board must be uniformly heated to a temperature
– Wristband tester 4822 344 13999. close to the reflow soldering temperature. A uniform
• Be careful during measurements in the high voltage temperature reduces the chance of warping the PWB.
section. To do this, we recommend that the board is heated until it is
• Never replace modules or other components while the unit certain that all the joints are molten. Then carefully pull the
is switched "on". component off the board with a vacuum nozzle. For the
• When you align the set, use plastic rather than metal tools. appropriate temperature profiles, see the IC data sheet.
This will prevent any short circuits and the danger of a
circuit becoming unstable. Area Preparation
When the component has been removed, the vacant IC area
must be cleaned before replacing the (LF)BGA.
2.3 Notes Removing an IC often leaves varying amounts of solder on the
mounting lands. This excessive solder can be removed with
2.3.1 General either a solder sucker or solder wick. The remaining flux can be
removed with a brush and cleaning agent.
• Measure the voltages and waveforms with regard to the After the board is properly cleaned and inspected, apply flux on
chassis (= tuner) ground (H), or hot ground (I), depending the solder lands and on the connection balls of the (LF)BGA.
on the tested area of circuitry. The voltages and waveforms Note: Do not apply solder paste, as this has shown to result in
shown in the diagrams are indicative. Measure them in the problems during re-soldering.
Service Default Mode (see chapter 5) with a colour bar
signal and stereo sound (L: 3 kHz, R: 1 kHz unless stated Device Replacement
otherwise) and picture carrier at 475.25 MHz for PAL, or The last step in the repair process is to solder the new
61.25 MHz for NTSC (channel 3). component on the board. Ideally, the (LF)BGA should be
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
aligned under a microscope or magnifying glass. If this is not • Use only original spare-parts listed in the Service-Manuals.
possible, try to align the (LF)BGA with any board markers. Not listed standard material (commodities) has to be
To reflow the solder, apply a temperature profile according to purchased at external companies.
the IC data sheet. So as not to damage neighbouring • Special information for lead-free BGA ICs: these ICs will be
components, it may be necessary to reduce some delivered in so-called "dry-packaging" to protect the IC
temperatures and times. against moisture. This packaging may only be opened
short before it is used (soldered). Otherwise the body of the
More Information IC gets "wet" inside and during the heating time the
For more information on how to handle BGA devices, visit this structure of the IC will be destroyed due to high (steam-
URL: www.atyourservice.ce.philips.com (needs subscription, )pressure inside the body. If the packaging was opened
not available for all regions). After login, select “Magazine”, before usage, the IC has to be heated up for some hours
then go to “Workshop Information”. Here you will find (around 90°C) for drying (think of ESD-protection !).
Information on how to deal with BGA-ICs. Do not re-use BGAs at all!
• For sets produced before 1.1.2005, containing leaded
2.3.4 Lead Free Solder soldering tin and components, all needed spare parts will
be available till the end of the service period. For the repair
of such sets nothing changes.
Philips CE is going to produce lead-free sets (PBF) from
1.1.2005 onwards.
Lead-free sets will be indicated by the PHILIPS-lead-free logo 2.3.5 Practical Service Precautions
on the Printed Wiring Boards (PWB):
• It makes sense to avoid exposure to electrical shock.
While some sources are expected to have a possible
dangerous impact, others of quite high potential are of
P •
limited current and are sometimes held in less regard.
Always respect voltages. While some may not be
4. Mechanical Instructions
el
1. Make sure all power-, audio-, video- and coax- cables are
E_14520_067.eps unplugged.
011104 2. Remove all Torx screws (1) around the edges of the rear
cover.
Figure 4-1 ComPair connector 3. Remove the rear cover and store it in a safe place.
Note: Make sure that both the ComPair connector and the
UART connector are shielded off with a piece of insulating tape
4.3 Power Supply Unit Removal
after repair for ESD reasons. Place this tape over the holes in
the rear cover of the set.
E_14520_036.eps
160904
E_06532_018.eps
170504
The foam bars (order code 3122 785 90580) can be used for
all types and sizes of Flat TVs. By laying the plasma or LCD TV
flat on the (ESD protective) foam bars, a stable situation is
created to perform measurements and alignments. By placing
a mirror under the TV, you can easily monitor the screen.
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
4.4 4.7
el
E_14520_037.eps
160904
E_14520_039.eps
Figure 4-5 TV & Scaler board removal 160904
1. Disconnect all cables from the TV & Scaler board. Figure 4-7 Audio amplifier panel removal
2. Remove the screw from the grounding cable (1).
3. Remove the mounting screw (2) and remove the board. 1. Disconnect all cables from the audio amplifier panel.
2. Remove all mounting screws from the audio amplifier panel
(1).
4.5 Side I/O Panel Removal 3. Unlock the panel by twisting back the clamp at the bottom
(2).
4. Take out the audio amplifier panel.
E_14520_038.eps
160904
1
4.6 Top Control Panel Removal Figure 4-8 Exchanging the LCD panel
1. Disconnect the cable from the top control panel. 1. Disconnect all cables from the LCD Panel.
2. Remove the two mounting screws from the top control 2. Remove all mounting screws (1) from the metal cover.
panel. 3. Lift and take off the metal cover.
3. Take out the top control panel. 4. Now you can exchange the LCD panel.
4.9 Re-Assembly
Notes:
Do not forget to replace the ground cable of the TV & Scaler
board, while mounting the screw(1) at the board topside. See
figure “TV & Scaler board removal”.
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
This chassis also offers the option of using ComPair, a Figure 5-1 Service jumpers
hardware interface between a computer and the TV chassis. It
offers the abilities of structured troubleshooting, error code After entering SDM, the following screen is visible, with SDM in
reading, and software version readout for all chassis. the upper right corner of the screen to indicate that the
Minimum requirements for ComPair: a Pentium processor, a television is in Service Default Alignment Mode.
Windows OS, and a CD-ROM drive (see also paragraph
"ComPair").
00022 LC41LS1 1.00/S41EV1 1.01 SDM
5.2.1 Service Default Mode (SDM) ERR 0 0 0 0 0
OP 000 057 140 032 120 128 000
Purpose
• To create a predefined setting for measurements to be
made.
• To override software protections.
• To start the blinking LED procedure.
• To inspect the error buffer.
• To check the life timer.
Specifications
• Tuning frequency: 61.25 MHz.
• Colour system: NTSC.
• All picture settings at 50% (brightness, colour contrast,
hue).
• Bass, treble and balance at 50 %; volume at 25 %.
• All service-unfriendly modes (if present) are disabled. The
service unfriendly modes are: E_14520_068.eps
– Timer / Sleep timer. 011104
– Child / parental lock.
– Blue mute. Figure 5-2 SDM menu
– Hotel / hospital mode.
– Auto shut off (when no “IDENT” video signal is How to navigate
received for 15 minutes). Use one of the following methods:
– Skipping of non-favourite presets / channels. • When you press the MENU button on the remote control,
– Auto-storage of personal presets. the set will switch on the normal user menu in the SDM
– Auto user menu time-out. mode.
– Auto Volume Levelling (AVL). • On the TV, press and hold the VOLUME DOWN and press
the CHANNEL DOWN for a few seconds, to switch from
SDM to SAM and reverse.
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
5.3
el
5.2.3 Customer Service Mode (CSM) Problems and Solving Tips Related to CSM
5.4.1 Introduction
5.4.3 How To Connect
5.4.4 How To Order If possible, check the entire contents of the error buffer. In
some situations, an error code is only the result of another error
ComPair order codes (EU/AP/LATAM): and not the actual cause of the problem (for example, a fault in
• Starter kit ComPair32/SearchMan32 software and the protection detection circuitry can also lead to a protection).
ComPair interface (excl. transformer): 3122 785 90450.
• ComPair interface (excluding transformer): 4822 727 Table 5-1 Error code overview
21631.
• Starter kit ComPair32 software (registration version): 3122 Error Device Error description Check item Diagram
• 785 60040. 0 Not applicable No Error
• Starter kit SearchMan32 software: 3122 785 60050. 1 Not applicable - - -
• omPair32 CD (update): 3122 785 60070 (year 2002, 2 Not applicable - - -
• 3122 785 60110 (year 2003). 3 Not applicable - - -
• SearchMan32 CD (update): 3122 785 60080 (year 2002), 4 GM5221 I2C error while communicating 7401 A6 / A7
3122 785 60120 (year 2003), 3122 785 60130 (year 2004). with the Genesis Scaler 7403
and/or Flash-ROM is faulty/
• ComPair I2C interface cable: 3122 785 90004.
empty
• ComPair firmware upgrade IC: 3122 785 90510.
5 Not applicable +5v protection 7930 A6
• Transformer (non-UK): 4822 727 21632.
6 I2C bus General I2C error 7011, 3083, A2
• Transformer (UK): 4822 727 21633. 3084
• ComPair I2C extension cable: 3139 131 03791. 7 Not applicable - - -
• ComPair UART interface cable: 3122 785 90630. 8 M24C32 I2C error while communicating 7402 A7
with the Scaler EEPROM
Note: If you encounter any problems, contact your local 9 M24C16 I2C error while communicating 7099 A2
with the EEPROM
support desk.
10 Tuner I2C error while communicating 1302, 3302, A1
with the PLL tuner 3303, 3327
5.5 Error Codes 11 Not applicable - - -
12 Not applicable - - -
13 Not applicable - - -
The error code buffer contains all errors detected since the last
time the buffer was erased. The buffer is written from left to
right. When an error occurs that is not yet in the error code
buffer, it is displayed at the left side and all other errors shift one
5.6 The Blinking LED Procedure
position to the right.
Using this procedure, you can make the contents of the error
buffer visible via the front LED. This is especially useful when
5.5.1 How To Read The Error Buffer
there is no picture.
You can read the error buffer in 3 ways: When the SDM is entered, the front LED will blink the contents
• On screen via the SAM (if you have a picture).
of the error-buffer:
Examples:
• The LED blinks with as many pulses as the error code
– ERROR: 0 0 0 0 0 : No errors detected number, followed by a time period of 1.5 seconds, in which
– ERROR: 6 0 0 0 0 : Error code 6 is the last and only
the LED is off.
detected error
• Then this sequence is repeated.
– ERROR: 9 6 0 0 0 : Error code 6 was detected first and
error code 9 is the last detected (newest) error
Any RC5 command terminates this sequence.
• Via the blinking LED procedure (when you have no
picture). See “The Blinking LED Procedure”. Example of error buffer: 12 9 6 0 0
• Via ComPair.
After entering SDM, the following occurs:
• 1 long blink of 5 seconds to start the sequence,
5.5.2 How To Clear The Error Buffer • 12 short blinks followed by a pause of 1.5 seconds,
• 9 short blinks followed by a pause of 1.5 seconds,
The error code buffer is cleared in the following cases: • 6 short blinks followed by a pause of 1.5 seconds,
• By using the CLEAR command in the SAM menu: • 1 long blink of 1.5 seconds to finish the sequence,
– To enter SAM, press the following key sequence on the • The sequence starts again at 12 short blinks.
remote control transmitter: “062596” directly followed
by the OSD/STATUS button (do not allow the display
to time out between entries while keying the 5.7 Fault Finding and Repair Tips
sequence).
– Make sure the menu item CLEAR is highlighted. Use Notes:
the MENU UP/DOWN buttons, if necessary. • It is assumed that the components are mounted correctly
– Press the MENU RIGHT button to clear the error with correct values and no bad solder joints.
buffer. The text on the right side of the “CLEAR” line will • Before any fault finding actions, check if the correct options
change from “CLEAR?” to “CLEARED” are set.
• If the contents of the error buffer have not changed for 50
hours, the error buffer resets automatically. 5.7.1 NVM Editor
Note: If you exit SAM by disconnecting the mains from the In some cases, it can be handy if one directly can change the
television set, the error buffer is not reset. NVM contents. This can be done with the “NVM Editor” in SAM
mode.
5.5.3 Error Codes
5.7.2 Tuner and IF
In case of non-intermittent faults, write down the errors present
in the error buffer and clear the error buffer before you begin No Picture in RF mode
the repair. This ensures that old error codes are no longer 1. Check whether picture is present in AV. If not, go to Video
present. processing troubleshooting section.
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
2. If present, check that the Option settings are correct. Standby mode
3. Check that all supply voltages are present. 1. Apply a 12 ohm load resistor of sufficient power rating to all
4. Check if I2C lines are working correctly (3.3V). outputs (+3 V3, +12 VAL, +12 VL and +24 V). Connect the
5. Manually store a known channel and check if there is IF STBY pin to GND.
output at Tuner pin 11. 2. Over an input voltage range of 90 V_ac to 264 V_ac only
6. Feed in 105 dBuV at Tuner pin 11 and check whether there the +3 V3 output shall be up and within regulation (±5%).
is RGB output from Video Processing IC. If yes, Tuner may The voltage on the POWER DOWN pin shall be < 0.3 V at
be defected. Change Tuner. an input voltage below 160 V_ac, and 3.3 V ±10% at an
input voltage higher than 240 V_ac.
Sound in picture problem for L' system (rolling horizontal
lines) Normal mode:
1. Check whether AGC L' in Sam mode is set to 0. 1. Apply a 12 ohm load resistor of sufficient power rating to all
2. If yes, align the set to correct value. outputs (+3 V3, +12 VAL, +12 VL and +24 V). Connect the
STBY pin to the +3 V3 output.
Required system is not selected correctly 2. Over an input voltage range of 90 V _ac to 264 V_ac all
1. Check whether the Service jumper (#4022, 08 05 size) is outputs shall be up and within regulation (±5%). The
present. If yes, remove it. voltage on the POWER DOWN pin shall be 3.3 V ±10%
2. Check whether SEL_IF pin is according to what is over the entire input voltage range. Additionally, the
specified. voltage on the big capacitor mounted flat on the PCB shall
be 400 V ±10%
5.7.3 Video Processing
No power
1. Check +12 V and 3V3 at position 1910.
2. If no supply, check the connector 1910.
3. If it is correct, check the power supply board.
No picture display
1. Check the RGB signal.
2. If it is present, check pin 3 of IC7006 (NE555).
3. If it has output, the problem is in SCALER part.
4. Otherwise, check H-out on pin 2 of NE555. If the input
signal of pin2 is present, but no output, the IC is failed.
Note:
• If the H-out (pin 67) doesn’t have signal or the level is low,
check the output of NE555 (pin 3) during start up.
• If the H-out (pin 67) has a signal (or has a signal for a very
short time), change IC7006 (NE555).
No TV but PC is present
1. Check if HSYNC and VSYNC are present at PIN 3 of 7007
and 7005.
2. If they are present, check RGB output.
3. If there is no RGB output, the IC TDA120xx can be failed.
Check fuses
This power supply contains three fuses. One is near the mains
inlet (marked on the board as 1102) and two other are near the
output connectors (marked 1610 and 1660).
LCD SCREEN
TTL (LVDS) CONNECTION
Rigth Left
Speaker Speaker
INVERTER
1706
BACK I AUDIO AMPLIFIER
5P
LIGHT 12P (5W)
CONNECTION
LCD SCREEN
1910 1206 1951
1402
1704 1703
40P
5P 2P
1701 1007
3P 6P 2P 1008
7011 7401
1401
4P 1010
TUNER
10P
FOR 2x5W
D SIDE I/O
1105
4P
1110 1107
3P
5P
1001 FOR 2x2W
POWER
BACK
IN
LIGHT
1108
CONNECTION
10P
6P
LCD SCREEN
1870
1111
J FRONT
4P
IR/LED E_14520_001.eps
170904
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
HERCULES (IF+VIDEO)
A1
A3 TUNER + VIF A2
+5VSW +VTUN 7011 - IF
F312 7014
1328 VIF2
I044
F306 2321 4327 2 7 25 CON BRI EF
1302 6,7 9 Input R_SDTV
11 Sound CVBS1 sw.
TV RO 85 7013 TO
4331 8 VIF1 24 Tr aps I041
3 RGB Matrix RGB Matrix EF A8
FM 10 Blue & Black Blue & Black GO 86 G_SDTV
F305 F313 cvbs/y Stretch Stretch 7012 SEE
R_OSD
G_OSD
Fast Blanking
B_OSD
30 Combfilter
1
3 6323 1330
F314 QSS Mixer/ QSS/FM Y Delay Adj.
Chroma
Skin Tone
U/V Tint
A3 HISTOGRAM
4333 2 7 S IF2 29 AM Demod. 2014
AM C-X Saturation SAT 7015
1331 c
7316 4334 3 8 S IF1
3323 +5VSW
SSIF YUV
A2 +5VSW PA L/NTSC/ Uint
F315 HERCULES 7011
7320 SECAM
CS1A..D
3005
TDA15001H NAFTA H/V Decoder & 7005# 8 7006# 8
3025
SEL_IF Vint Peaking
A2 TDA15011H AP-NTSC / LATAM Baseband SCAVEM
SCAVEM 6 VCC 6 VCC
TDA15021H EU / AP-PAL Delay on Text 2 2
Output U/V Delay THR TR THR TR
sw. cvbs/y 4 4
7 RES 7 RES
DISC 3 DISC H_CS_SDTV
CVBS_SC1_AV1_IN 55 F007 OUT OUT
YUV IN/OUT
A10
A3 REAR IO CINCH
AV3_CVBS_Y_IN 58 Sync Sep
HOUT 67
2015
CTRL
5
CTRL
5
3
A8
H-OSC 2028 2029 2034
51 RGB/YPRPB Insert H-Shift
+ YUV Interface
H/V
H-Drive
FB/SC 66 SANDCASTLE
# = NE555 TIMER
CVBS/Y-X
F006 2040 +5VSW
7016
C-X
AV3_C_IN 59 3031
VDRA 23 VSYNC
52 7007# 8
Y Vertical & East- 3036
West Geometry VCC
INSSW3
43 VDRB 6 2
B/Pb-3
22 THR TR
R/Pr-3
UOUT
Pb
YOUT
VOUT
G/Y3
4
UIN
VIN
YIN
3010
64 cvbs RES
Pr 7 V_SDTV
CVBS_SC1_AV1_IN DISC 3
OUT
SC1_R_V_IN SC1_R_V_IN 77 78 79 80 74 75 76 70 71 72 CTRL A8
5
SC1_G_Y_ IN SC1_G_Y_ IN 2042 2045
CVBS
SC1_B_U_IN SC1_B_U_IN
L 2057
SECAM
only
PC_AUDIO_LR 3 AUDOUT SR 7 3 3
53,54
4 12 2 R+ 4 4
7703-1
36,37 5 MUTE 13 5 R- 5
SC1_LR_RF_OUT 5
7370
OUT_MUTE 1703
FROM 1,2-1200 AUD_SUP
INVERTER PANEL
7703-2 E_14520_058.eps
270904
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
5x MK1575-01 ER2
12 FBIN FBIN
1402
+3V3STBY +5VSW CLOCK 38 LV_O0
1308 1008 H_CS_SDTV EB3
CHANNEL + A3 RECOVERY 1
CHANNEL- PLL 2 PLL_SEL VIDEO 37 LV_O1
KEYBOARD 2 2 KEYBOARD 3062 6060 Y_NOTCH EB2
VOLUME+
VOLUME- 7060 36 LV_O2 17
PLL_SEL EB1
POWER A7 35 LV_O3
EB0 19
Y_NOTCH
FRONT IR/LED
J A2 34 LV_O4
EG7
21
A2 HERCULES (CONTROL)
7011
SDM PINS
4015 D SIDE AV
55 FSHCLK
u-Processor
(UART PART) 67 PANEL_PWR_CTL
A9
114 SEL_IF 1111 1401 7402 LAMP_ON_OFF
A1 68
1 1 M24C32 A5
111 SOUND_ENABLE 1112 +3V3STBY +3V3STBY SDA_IO
A3 3123
KEYBOARD 120 1 2 2 EEPROM SCL_IO TV_SC_COM
107 PC-TV-LED (NVM) 81
A2
115 UART 3124 4kx8 WC
2 3 3 82 TV_IRQ
CONN. A2
IR 97 108 SCL
A1 FOR SYSTEM
83 FBIN
119 SERVICE 3 4 4 3430 A6 A8
HERCULES 109 SDA SDA PC_DET
A7 85
A8 STATU S_1 116 IC 5 6 A8
A2 3431 88 SD_PCHD_SEL
P50_LINE_ITV_IR_SW 123 7099 SCL A8
A3
104 NVM_WP 7 NVM 90 POWER_DOWN
3442 A2 A3 A5
2k x 8
A5 TV-SUPPLY JTAG_SDL_UART_TX
98
7437
BACK_LIGHT_ADJ1
3441 A5
102 EXT_MUTE JTAG_SCL_UART_RX
A3 3936
100 BACK_LIGHT_ADJ2
99 TV_SC_COM A5
3,93,96 A5 3937 PLL_SEL
+1V8_A 101 A8
7936
98 TV_IRQ 7930 1
100,117,118,124 A5 1910 F903 8
+1V8_B
122 STANDBY 1
AUD_SUP S Q
A3 A4 SUPPLY
HERC_RESET 127 P1.4
126 6073 2
F905
R 2 A9 7955
F954
POWER_DOWN
A4 A5 3
128 6076 3 7 OSC 3 2 +1V8
2931
+3V3STBY
5931
7 F911
HERCULES (SUPPLY) F906 5910
A3 7001,7003 F014
FROM
SUPPLY 8
+12VSW
3910
6910
+VTUN
413 A4
I414 B4
X1 SERVICE TESTPOINT I415 A4
I416 B4
I417 A4
I418 B4
I419 A5
I420 B4
I421 A5
I422 B4
I424 B4
I425 A5
I426 B5
I427 A5
I428 B5
I429 A4
I430 B5
I431 A4
I432 B5
I434 B5
I436 B5
I437 A5
I438 B5
I439 A5
I440 B5
I441 A5
I442 B5
I443 A5
I444 B5
I445 A5
I446 B5
I447 A5
I448 B5
I449 A5
I450 B5
I451 A5
I452 B5
X1
X1
500mV / div DC
5ms / div
E_14520_055.eps
3139 123 5819.3 230904
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
al Notes:
E_14520_024.eps
3139 123 5836.1 150904
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
I2C IC Overview
I2C BUS INTERCONNECTION DIAGRAM
A2 HERCULES +3V3STBY +3V3STBY
A1 TUNER IF A7 SCALER
(LVDS)
ERR
6
3096 3088
F303
7011 3083 +3V3STBY +3V3STBY
SET 109 SDA SDA
PROCESSOR
3084 SCL
108 SCL
PART OF
VIDEO- F302
PROCESSER 3303 3302 3430 3431 3433 3414
(HERCULES)
+3.3VSTBY 5 6 5 4 78 77
1331 93 SDA_IO
3097 7099 1302 7401
M24C16 UR1316 1 GM5221 92 SCL_IO
104 NVM_WP EEPROM TUNER SCALER
7 ComPair
(NVM) 2
CONNECTION
FOR SERVICE +3V3STBY
3
ERR ERR ERR ERR
6 9 10 4
3444 5 6
7402
M24C32
EEPROM
A8 SCALER-IO PC_DET 84 NVM_WPP 7
(OPTIONAL) ERR
A7 8
6460
D_SUB
+5VSW
VGA CONNECTOR
1687
5 9 VGA_5V 3469
15
3470 DDC_VGA_5V
3484 3483
12 SDA_VGA 3463
15 SCL_VGA 3464
11 1
5 6
7462
M24C02
EEPROM
256x8 A6 SCALER
ANA IN
7403
ADDRESS M29W040B
D SIDE AV FLASH
ROM
(UART PART) INTER ROM
+3V3STBY +3V3STBY FACE 512kx8
DATA
1111 1401 ERR
4
1 1 3401 3402
+3V3STBY +3V3STBY
1112
3123 JTAG_SDA_UART_TX 3442 72
1 2 2
UART 3124 3441
2 3 3 JTAG_SCL_UART_RX 71
FOR
SERVICE 6109 6109
3 4 4
6110 6110
E_14520_031.eps
240904
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
6930
TO LCD DISPLAY
7003
+1V8_B
+3V3STBY A5
7002
7061
A9 SUPPLY 7070
7955 CONTROL
+1V8 +1V8 A6
A5 +5VSW
+5VSW
PANEL_PWR_CTL G
A5 AUDIO_SUP
A7 CONTROL AUDIO_SUP
7404
5957 *
A5 +3V3STBY
+3V3STBY
D SIDE AV
PAN_VCC
1402
36
38
OR
TT4 42
CONN. E_14520_059.eps
230904
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
1 2 3 4 5 6 7 8 9 10
TUNER + VIF
1302
PAL / SECAM *
UR1316 EU AP CHINA NAFTA
NTSC / LATAM UR1336 *
4327 Y Y -- Y
1302 4328 -- -- Y --
*
UR1316/A I H-3
GAIN
4329
4331
--
Y
Y
--
--
Y
--
--
TRACK CTRL TRACK 4333 Y Y Y --
PRE-FIL FILTER FILTER
PRE-AMP
4334 Y -- -- --
4336 -- Y Y --
A RF MIX-OSC
4337 -- -- Y --
--
A
F306 +5VSW 4338 -- -- Y
TV IFOUT 11 0V 4339 -- -- -- --
IF AMP
I57 F305
ITV INTERFACE +3V3STBY FM_IFOUT 10 0V
1332
5 6 RF AGC
1328
4
3 FM DET
5309
12u EUROPE *
OFWK3953L * 1329-- * 1330
OFWK9656L
AP OFWK7265L -- OFWK9361L
2 F301 12 PLL 15 CHINA OFWK3956L OFWK9355L OFWK9352L
1 3309
NAFTA OFWM1967L -- --
13
MT MT 14
BM04B-SRSS-TBT 10K
B B
TU|FM
5324
AGC
VCC
ADC
SDA
SCL
2309
* 1328
NC
AS
VT
2V6
FOR SERVICE
2V6
1V7
5V3
7V1
5V3
CONNECTOR
5339
NC
I O1
COMPAIR
NC
1331 I306
2
8
ISWI O2
1
2
F308
6310
* 4328
BAS316 2324
3 10n
S301
S302
3322
S3B-EH
6311
2321 I307 6K8
* 4329 NC
* 4331
4339
4337
4338
GND
F307
C
100R
+VTUN
100u 16V 3311 5321
390n
3321
2K2
3323
2K2
2K2
6324
** C
A2 SDA F303 3303 10K 1SS356
I313 6323
3327 1SS356
100R 1K0 IF_TER
2302 2303
22p 22p 2 7
I308 I309 I O1
3325 3 8
2307 ISWI O2
22K
2308 47n 7325
2u2 50V 1
BC847BW
4 11
5 12
A2 RF_AGC F309 I311
6 NC 16
RES 9 17
A2 SEL_IF F310
3326
5V4
10 GND
D 3319
47K 13 D
7320 14
27K BC847BW 15
+5VSW 0V
18 * 1329
OFWK3955L
I310 F312
FOR CHINA ONLY VIF2 A2
1V / div DC 1V / div DC 200mV / div AC 200mV / div AC I303 0V6 2318 F311
* 4334
1
RES
5340
F315
20us / div 20us / div 20us / div 20us / div 4318 4336 4 11 A2
E F312 F313 F314 F315
2313 I302 1n0
* 5 12
SIF1
E
7316 6 NC 16
BFS20 9 17
1n0
1V2 I304 10 GND
13
0V5
14
20mV / div AC 20mV / div AC 20mV / div AC 20mV / div AC 3317 2317
20us / div 20us / div 20us / div 20us / div
RES 3315 15
4312 150K 560R 1n0 18
40M4
SSIF A2
E_14520_007.eps
3139 123 5833.3 160904
1 2 3 4 5 6 7 8 9 10
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
HERCULES 2004 C4
2005 D2
2006 D3
3075 B2
3077 B2
3078 B2
I042 C9
I043 C10
I044 C11
2007 D3 3079 B2 I045 C9
+3V3STBY
2008 E2 3080 B4 I046 E7
2009 E2 3081 B4 I047 E7
3097 4K7 1010 2010 E2 3082 B5 I048 E7
2011 E3 3083 B6 I049 E7
3V3
2099 7099 A2 AV3_CVBS_Y_IN
F030
2013 H5
M24C16-WMN6 2 2016 G6 3086 A4 I051 E7
+3V3STBY 1n0
8
3 2017 G6 3087 A3 I052 E7
A Φ A2 AV3_C_IN F031 4 A 2018 G6 3088 B7 I053 E7
+3V3STBY
+3V3STBY
5 3091 C7 I054 D7
3V3 (2Kx8) 2019 B9
A8
A1
A3
A1
A5
A3
A5
A5
A3
3086 NVM_WP A2 AV3_L_IN
+3V3STBY
7 F032
+3V3STBY
6 3092 B7 I055 C8
2020 B10
+3V3STBY
2K2 WC A2 AV3_R_IN
+3V3STBY
F004 F026 2V4 2021 C9 3093 B8 I056 C8
A3 PC_TV_LED 3087 10K 6 1
TV_SC_COM
8
SCL 0 2022 C10 3094 B8 I057 B11
EXT_MUTE
PC_AUDIO_L
TV_IRQ
2 A2 F008 9
SCL
IR
2V4 ADR 1 2023 G8 3096 B6 I058 C6
SOUND_ENABLE
4K7
PC_AUDIO_R
+3V3STBY
A3 LIGHT_SENSOR A2
4K7
5 3 F010
STATUS_1
10
100R SDA
SEL_IF
SDA 2 2025 C9 3097 A9 I059 C7
4015
F034 12 11 2026 D10 3359 G5 I060 C7
A3 KEYBOARD 3094 F099 +5VSW
4
3093
220n
100R
10R 4K7 2027 E7 3370 F4 I061 B7
3K3
3K3
2030 E8 3371 G2 I062 C6
3092
5072
2078 100p
I061
I082
3082
+3V3STBY 3080 3052 2031 E8 3372 G2 I063 C6
2076
1K0 1% I057
100R 2032 E8 3374 H5 I064 C6
3088
2033 F9 3375 C6 I065 H3
3083
3084
3096
4V4
B 3013 100R
3051 I038 3012 I040 B 2035 E9
2036 G4
3389 C7
3390 G6
I066 H4
I067 C6
4K7
4K7
4K7
2K2 1V9
3081 100R I091 330R 7012 2049 2037 G4 3391 G6 I068 C5
100R
330R
100R
100R
5070 2073 10n 2019 2020 BC847BW 10u 16V 2041 D8 3394 D3 I069 C10
+1V8_B
2072 33p 1V3 2043 E2 4009 C3 I070 C6
220n 33p
* 4010
2044 D8 4010 B11 I071 C5
3075
3077
3078
3079
100R
3389
A3 2047 C12 4012 C11 I073 E4
3016
3091
10u 2046
+1V8_B
5071
2077 1u0 4V4 2048 D12 4013 E8 I082 B5
I039 27p 2049 B11 4014 H2 I091 B7
3375
3072 1K0 3019
3064
I042 I043 1V9 7013
10K
6076 3050
BAT54 COL
F020 BC847BW 2050 F8 4015 B5 I371 F5
I070
I064
I063
I068
I062
I071
I009 2074 220n 2051 G8 4016 F8
+3V3STBY
330R 330R I041
I067
2022
2021
* 4011 2052 D8 4023 G5
I058
I059
I060
F013
I015
POWER_DOWN 6073 +3V3STBY +3V3STBY +1V8_A +1V8_A 33p 33p 5002 C4
1V3 2053 G6
3V2
BAT54 COL 5011 G_SDTV
C A4,A5 A8
C 2054 G6 5003 D2
0V7
3V3
3V3
2V8
3V3
3V3
2V8
2V8
0V
0V
2055 E7 5004 H5
0V
2V
3V3
3V3
10u
3V3
3V3
3V3
+3V3STBY 3073 5371 5370 2047
5002
2V
2V
0V 2056 E7 5005 G8
0V
I055 5372 I056
15K +1V8_A 4V4 27p
5006 E9
3V3
2057 E7
128
P1.5/TX 127
P1.4/RX 126
P1.2/INT2 125
VSSC3 124
VDDC3 123
P2.5/PWM4 122
P2.4/PWM3 121
VSSC1/P 120
P3.3/ADC3 119
118
DECV1V8 117
116
P3.1/ADC1 115
P3.0/ADC0 114
P2.3/PWM2 113
P2.2/PWM1 112
P2.1/PWM0 111
P2.0/PMW 110
VDDP(3.3V) 109
P1.7/SDA 108
P1.6/SCL 107
P1.3/T1 106
P0.0/I2SDI1 105
P0.1/12SD01 104
P0.2/I2SD02 103
P0.3/I2SCLK 102
P0.4/I2SWS 101
VSSC2 100
VDDC2 99
P1.1/T0 98
P1.0/INT1 97
5009 2387
4009
2388 5007 C8
I017 3V3
3067 2004 3049 I045 3020 1V9 7014 2058 F4
1m0 330u 100n
INT0/P0.5
2060 E2 5008 C8
P3.2/ADC2
4K7 BC847BW
VDDC1(1.8)
6.3V I044 R_SDTV
5007
5008
2378 2379 2394 100n
A3,A4 STANDBY 3070 100R 220n 220n 220n 330R 330R I069
* 4012 A8 2061 E3 5009 C3
5060
I032
2025 5012 2063 F3 5010 B11
F003 0V 1 96 2V 33p 2026 1V3
I033
HERC_RESET 3394 VSSP2 VDDadc(1.8) 2380 2065 H3 5011 C11
A3 2 95 33p
220n
75R VSSC4 VSSadc 10u 2066 H4 5012 D11
2068 220n I019 2V 3 94 3V3 2048
2068 D3 5013 E8
220n
VDDC4 VDDA2(3.3V) 100u 16V
4 93 2V 27p
VDDA3(3.3V) VDDA(1.8V) 2381 2071 D3 5014 H2
5 92
2072 B3 5060 D4
2041
I018 VREF_POS_LSL GNDA I013
3V1 6 91 1V6 2073 B4 5070 B3
VREF_NEG_LSL+LSR VREFAD 100n
D D
2044
7 90 3V3 5071 C5
A3 DECDIG 2006 VREF_POS_LSR+HPL VREFAD_POS 2074 C4
2005 8p2 8 89
5072 B6
2071 VREF_NEG_HPL+HPR VREFAD_NEG 2076 B6
100n 100u 16V 3V1 9 88 3V3 I034
+5VSW VREF_POS_HPR VDDA1(3.3V) 2077 C8 5370 C8
1001 1V6 10 87 1V8 I035
XTALIN BO 2078 B8 5371 C7
24M576 1V5 11 86 1V8 I036
2007 8p2 XTALOUT GO 2099 A9 5372 C8
12 85 1V9 3048 10K
5003
VSSA1 RO I054
+3V3STBY 2355 G5 6005 H5
13 84 1V8 RES 2052 1n0
VGUARD/SWIO HERCULES BLKIN
RES
2356 G5 6073 C2
2V5 14 83 2V4 3054 10K
DECDIG 7011 BCLIN I008
F029 2357 G4 6076 C2
5V4 15 82 5V4
F022
3059 1K0 I020 0V 16
VP1 VP3
81
2358 G4 7011 E5
PH2LF GND3 I026 2359 F3 7012 B11
2009
I021 2V3 17
PH1LF
TDA15001H NAFTA 80 1V3 2032 100n
2035 2370 G3 7013 C11
3007 12K B/Pb-3 I027
2043 18
GND1 TDA15011H AP-NSTC / LATAM G/Y-3
79 1V3 2031 100n
100u 16V 2371 G3 7014 C11
100n 2011 220n I072 2V3 19 TDA15021H EU / AP-PAL 78 1V3 2030 100n
1u0 10V SECPLL /Pr-3 2372 G4 7099 A10
I073 2V3 20 77 0V I053 3035 100R
I010 DECBG INSSW3 2373 G4 7370-1 G2
E 2008
470n 10V 2010 6n8 I022
0V1 21
0V4 22
AVL/EWD
VDRB
VOUT(SWO1)
UOUT(INSW-S)
76
75
5V3
0V1
I046
I047 4013
E 2374 G4 7370-2 G3
2375 G4 F002 E2
RES
I023
RES
SVO/IFOUT/CVBS1
67
DVBIN2/SIFIN2 HOUT SC1_B_U_IN 2383 G6 F013 C2
3062 0R 5V 31 66 0V7 F006 A10
AGCOUT FBISO/CSY
AUDOUTHPR
AUDOUTHPL
DVBO/FMRO
AUDOUTLSR
2384 G6 F020 C3
AUDOUTLSL
A1 VIF1 0V4 32 65 2V
AUDOUTSR
SSIF/REFIN
AUDIOIN5R
AUDOUTSL
AUDIOIN4R
AUDIOIN2R
AUDIOIN3R
CVBSO/PIP
AUDIOIN5L
AUDIOIN4L
AUDIOIN2L
CVBS2/Y2
2050
CVBS3Y3
A10
AGC2SIF
F005
100R
22p 2386 H2 F022 E1
680R
VIF2
VCC8V
A1
C2/C3
GND2
PLLIF
F SC1_R_V_IN
F 2387 C3 F023 F5
VP2
3065
680R
F007
3370
2058
100n
100n
100n
100n
100R
100R
100n
100n
10n
2399 G7 I008 E7
390R
A10 SC1_L_RF_OUT 3372 100R 2371 1u0 2037 47p 3008 E2 I011 F5
2053
2054
2376
2377
2384
2385
2017
1u0 3390
1u0 3391
2051 10u
G
2382
2383
2016
2018
3010 F3 I013 D7
3359
2355
2u2 50V
F006 F007 I039 I041 I044 3020 C10 I020 E3
CVBS_SC1_AV1_IN
AV3_CVBS_Y_IN
AV3_C_IN
3035 E8 I021 E3
0V I029
100n
3048 D8 I022 E4
PC_AUDIO_R
PC_AUDIO_L
AUDOUTLSL
3374
SC1_CVBS_RF_OUT
3050 C9 I024 E4
3058 I O 3051 B9 I025 E4
2395
H H
2396
5004
A8/A10
10R
100K
3074
A2
A2
A8
A2
A2
A4
A4
RESERVE 4M5 20us / div 20us / div 20us / div 20us / div 20us / div 3057 F4 I029 H5
4014 FOR FNAC
IMPROVEMENT BAS316
+5VSW
3058 H3 I030 H5
+8VSW_TV 3059 E2 I031 F5
3060 F3 I032 D8
3061 F7 I033 D8
3062 F2 I034 D8
3064 C5 I035 D8
E_14520_008.eps 3065 F7 I036 D8
3139 123 5833.3 160904 3067 C2 I037 F11
1 2 3 4 5 6 7 8 9 10 11 12
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
47u
C 3036 C4
3037 D1
16V
3038 F5
3055 E6
BAS316
RES
1K0 10K 2K7 56K
3056 E7
3076 3005
2K2 2K2
3063 A3
2014 3066 B6
3076 C1
7005 5V4
2V9
100p 2028 NE555D
3089 A8
8
I097 4001 F1
0V4
10n 3V6
HOUT COMP 4002 F6
A2 7015 5 7007
BC847B U X>U R 2045 NE555D 6002 C2
8
AU 10n 6006 E5
0V4 6
Y< U S
3V6 COMP
X 3027 6060 A3
D 3021 3037
2
4
Y
R1
2
1
1
3 0V7
7 10K
5
U
AU
X>U R D 6061 A9
820R 68K 0V 6 7001 A4
0V4 X Y< U S
3028 5V3 2 2 3 0V 7002 B5
4K7 Y 1
7003 A5
1
4 7
R1 1
7004 B4
7005 D3
7006 E3
1
2015 7007 D5
3n3 3055 V_SDTV
A8 7015 D1
1K0 7016 E5
2042
3n3
7060 B3
7061 A7
7070 A8
E 7006 3056 E F009 B2
F014 B4
2034 NE555D 3033 3034 4K7
8
4002
1
RES
470R 1K8 I006 A4
I093 A8
F 2029 3029
1K0
F I094 A9
I095 A9
3n3 H_CS_SDTV A8 I096 B6
I097 D1
3030
4K7
I098 B2
RES I099 B3
4001
A2 VSYNC
E_14520_009.eps
081104
SOUND_ENABLE F701
74LVC08AD 3V3
5 F710 C6
A2 3V3 1 I701 B2
3 3V3 MUTE
POWER_DOWN 3V3 2
I705 D3
A2,A4,A5
I706 B4
5706
I707 B4
7
I708 C4
I709 B5
7706-2 I710 B6
14
74LVC08AD
4 FOR 20, 23 INCH I711 B6
6 I714 C3
5 +3V3STBY I715 C3
3V3
I716 D3
E E
7
I717 F3
7706-3 3730 I718 F2
14
7710
7706-4 0V7 BC847BW
1K0
14
74LVC08AD
12
11 3V3
F702
A2 EXT_MUTE 3V3 13
F * F
7
4703 RES
4704 RES
* 4704
E_14520_010.eps
3139 123 5833.3 160904
1 2 3 4 5 6 7 8
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
E_14520_011.eps
3139 123 5833.3 081104
1 2 3 4 5 6 7 8 9
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
SCALER 2401 D9
2402 G10
2403 D9
2404 G10
2405 G10
2406 G11
+1V8_AVDD +3V3_AVDD 2407 D9
2408 D10
2409 D10
2410 D10
A A
164
141
145
150
154
7401-1 2411 D10
GM5221 2412 D10
VDD1_ADC_1.8 B G R ADC 2413 D11
7401-7 A8 CS_HSYNC 0V2 181 AVDD_3.3 2414 D11
GM5221
HSYNC ANA-IN +3V3_DVDD +1V8_DVDD
CSYNC 2415 D11
A8 VSYNC 0V 182 2416 D11
RMADDR0 202
ROM INTERFACE 4 RMDATA0
VSYNC
0 0 2417 D12
RMADDR1 201 3 RMDATA1 A8 SOG 0V 146 2418 D12
1 1 SOG
RMADDR2 200 2 RMDATA2
2 2 2419 D12
50
73
95
190
205
9
41
75
86
96
139
179
RMADDR3 199 1 RMDATA3 A8 R_PR+ 0V2 151 7401-6
3 3
R_PR-
REDp 2420 E9
RMADDR4 198 DATA 208 RMDATA4 A8 0V 152 GM5221
4 4 REDn 2421 E9
RMADDR5 197 207 RMDATA5 RING VDD CORE VDD
196
5 5
204 A8 G_Y+ 0V2 147
2422 E9
RMADDR6 RMDATA6
6 6
G_Y-
GREENp 2423 E9
RMADDR7 195
7 7
203 RMDATA7 A8 0V 148
GREENn SUPPLY 2424 E10
B RMADDR8
RMADDR9
194
193
8
A8 B_PB+ 0V2 142
B 2425 E10
9 ADDR BLUEp 2426 E10
RMADDR10 192 5 A8 B_PB- 0V 143
10 OE BLUEn 2427 E10
RMADDR11 189 6 AGND
11 WE 2428 F9
RMADDR12 188 7 GND1_ADC B G R ADC
12 CS 2429 F9
RMADDR13 187
163
144
149
153
156
13
RMADDR14 186 2430 F9
14
RMADDR15 185 2431 F9
15 SDI RING & CORE GND
RMADDR16 184
16 SDO
2432 F10
RMADDR17 183 2433 F10
140
180
191
206
17 SCLK
42
51
74
76
87
94
97
2434 F10
8
2435 F10
+3V3STBY 2436 F10
+1V8_AVDD +3V3_AVDD F416
2437 G9
C +3V3STBY
C 2438 G9
2439 G9
3417 10K RMADDR1 +3V3STBY
2440 G9
126
121
116
137
113
130
125
120
134
3418 10K RMADDR2 7403 7401-2 2441 G10
32
3419 10K RMADDR3 M29W040B-55K1 2445 GM5221
3420 100n 2442 G10
RX0
RX1
RX2
RXPLL
IMB
RX0
RX1
RX2
RXC
10K RMADDR5 ROM 2443 G4
5401
3421 10K RMADDR6 RMADDR0 12 +3V3_AVDD
3429 10K RMADDR7 RMADDR1 11
0 512Kx8 AVDD-33
2444 G5
1 [FLASH] F404 2445 C4
3422 10K RMADDR8 RMADDR2 10 VDD-18 DVI
2 3403 E6
I403 RMADDR3 9
3 3404 E3
RMADDR4 8 132
4 RXCp 2401 3405 E3
RMADDR5 7 133 2403 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419
5 RXCn 47u 6.3V 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 100n 220p 220p 3406 E3
1
2
RMADDR6 6
1407 6
3423 10K RMADDR9 RMADDR7 5 128 3407-1 G2
7 RX0p
D I404 RMADDR8
RMADDR9
27
26
8
9 A
0
129
RX0n D 3407-2 G2
3407-3 G2
RMADDR10 23
10
512K-1 123
RX1p
3407-4 G2
+1V8
1
2
5402
F415 RMADDR15 3 14 RMDATA1 3420 C2
15 3403 I401 114 AGND
RMADDR16 2 15 RMDATA2 150R 3416 100R
16 REXT F405 3421 C2
RXC
30 17
RX0
RX1
RX2
RMADDR17 RMDATA3
IMB
17 3422 D2
1
2
136
115
127
122
117
131
FOR TESTING +3V3STBY 20 RMDATA6 2420 2421 2422 2423 2424 2425 2426 2427
21 47u 6.3V 100n 100n 100n 100n 100n 220p 220p 3424-2 F8
RMDATA7
7 F408 3424-3 F8
E 3404
3405
10K
10K
24
31
OE E 3424-4 F8
WE 3425 G7
22
CE 3426 G8
+3V3STBY +3V3_AVDD +1V8 3427 G8
3406 3428 G8
16
10K 3429 D2
+1V8_DVDD 3433 D2
5403
3434 D2
3435 3424-1 3424-2 3424-3 3424-4 3435 F7
10K 10K 10K 10K F406
7401-9 10K 5401 C9
7401-5 GM5221 5402 E9
4
GM5221 I402
VIDEO 5403 F9
52 158 111 2428 2429 2430 2431 2432 2433 2434 2435 2436
NC 0 5404 G9
F 53
54
NC
159
160
1
2
110
109
47u 6.3V 100n 100n 100n 100n 100n 100n 220p 220p
F 7401-1 A8
7401-2 C8
104 NC 161 A7,A8 FBIN 112 108 I408
VCLK 3 I407
7401-3 G5
105 162 VDATA 107
157
4
106 I406
7401-5 F3
58
5
103 I405 +3V3STBY 7401-6 B10
10 59
6
102
7401-7 A4
+3V3_AVDD +3V3_AVDD 7 7401-9 F6
A6 PD20 43 60
A6 PD21 44 61
GPIO <23:16>
3425 * *
3426 *
3427 *
3428 +3V3_DVDD 7403 C4
F401 G4
5404
A6 PD22 45 62 0R 0R 0R 0R
A6 PD23 46 RESERVED 63 F402 D8
A7FED F407 F403 E3
33R 5 4 3407-4 DEN A6 47 65 2443 2444
RESERVED X1
A7FHSYNC 33R 6 3 3407-3 DHS A6 48 70 5p6 5p6 F404 D9
A7FVSYNC 33R 1403 F405 E9
7 2 3407-2 DVS A6 49 135
14M31818 Y_NOTCH
G A7FSHCLK 33R 8 1 3407-1 DCLK A6 55
57
155
167
ADC_TEST
F401
TCLK
*
3425
14"
--
15" 17" 20"
-- Y --
23"
--
A2 2437
47u 6.3V
2438
100n
2439
100n
2440
100n
2441
100n
2442
100n
2402
100n
2404
100n
2405
100n
2406
100n G F406 F9
F407 G9
+1V8_AVDD 3426 F408 E7
XTAL
-- -- -- -- Y
2V4
3427 -- -- Y Y -- F414 D2
3428 -- Y -- Y -- F415 E2
169
166
165
E_14520_012.eps
3139 123 5833.3 081104
1 2 3 4 5 6 7 8 9 10 11 12
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
172
1409 7401-8 2448 A8 I415 C5
SKHU GM5221 2449 B7 I416 C5
F413
2
1 3 LBADC
SYSTEM 3414 3443 3444 2450 A3 I417 C5
2 4 VDD33 2448
178 10K 10K 10K 100n 2452 E6 I418 D5
RESET 2453 E6 I419 D5
A A
3V3
81 TV_SC_COM A2
1
0 2454 E6 I420 D5
2450 100n 173 82 TV_IRQ A2
+3V3STBY IN1 1 2455 E6 I421 D5
174 83 FBIN A6,A8 7402
IN2 2
175 84 M24C32-WMN6T 2456 E7 I422 D5
8
F409 IN3 LBADC 3
Φ
F417 85 PC_DET A8 2457 E7 I424 D5
1401 4 SD_PCHD_SEL
176
RETURN 5
88 A8
7 2458 D6 I425 D5
3V3 89 PC_HD_SEL A8 F455 0V (4Kx8) 2459 D6 I426 D5
1 3401 3402 6 WC
TO 1111 OF SIDE AV 3V3 A1,A2 SCL 3431 100R 77 90 POWER_DOWN EEPROM 2476 D7
2 10K 10K SCL 7 6 I427 D5
3V2 A1,A2 SDA 3430 100R 78 DDC_VGA GPIO 91 A2,A3,A5 F456 3V3 1
3 SDA 8 SCL 0 3401 A2 I428 D5
92 SCL_IO 2
4 F410 79 NVRAM
SCL 9
93 SDA_IO F457 3V3
5 ADR 1
3
3402 A2 I429 D5
80
SCL
DDC_DVI
SDA 10
98
SDA 2 3408-1 E4 I430 D5
SDA 0 11
HD_FILTER
I409 +3V3STBY+5VSW 3408-2 E4 I431 D5
4
F411 99 A8
F412 3441 1 12 3408-3 E4 I432 E5
PWM 100
100R 2 13
B JTAG_SCL_UART_RX
JTAG_SDA_UART_TX
71
72
SCL
SDA
HOST
3 14
15
101
69
PLL_SEL A8
RES I433
B 3408-4 E4
3409-1 F4
I433 B7
I434 E5
BACK_LIGHT_ADJ1
3442
100R
DI
DO
UART
3436
2K2
3439 4440
3440
* A5 3409-2 F4
3409-3 F4
I435 B6
I436 E5
I412 66
TDI
3V3 4K7
* 3440* ANALOG
4K7
PWM
N
3409-4 F4
3410-1 E4
I437 E5
I438 E5
I411 64
I410 56 TDO JTAG 3415 I435
0V 7437
* 2449
10u
2449
4440
10u
N
N
Y
3410-2 E4 I439 E5
RESET BC847BW 3410-3 E4 I440 E5
PAN_VCC 47K 3432 3410-4 E4 I441 E5
GND
LBADC 47K 3411-1 E4 I442 E5
11V9 3411-2 E4 I443 E5
177
+3V3_DVDD RES 3411-3 E4 I444 E5
4409 3411-4 D4 I445 E5
C 3V3
RES
2446 1402 F525
BACK_LIGHT_ADJ2 A5
C 3412-1 D4
3412-2 D4
I446 F5
I447 F5
+3V3_AVDD 47p
I413 41 3412-3 D4 I448 F5
42
FSHCLK I414
40 3412-4 D4 I449 F5
39 1404 3413-1 D4 I450 F5
11
24
26
27
40
18p
18p
18p
18p
7401-4 I415
FVSYNC 38 3413-2 D4 I451 F5
GM5221 I416 1V / div DC
37 3413-3 D4 I452 F5
I417 1V2 20 22 21
* EMC
LV_E LV LV_O 20us / div
36
2458
2459
2447
2476
FHSYNC I418 19 3413-4 D4
AVDD_3.3 AVDD_3.3 35
I419 1V3 18 3414 A6
FED 34
18p
18p
18p
18p
18p
18p
3410-3 3 6 EG1 EB0 F533
PPWR 17 7402 A7
* EMC
68 LAMP_ON_OFF A5 LV_O9 3410-2 2 7 33R EG2 ER0 I437
PBIAS 16 F534 7437 C7
E LV_O8 3410-1 1 8 33R EG3 EG7 I438
15 E
2452
2453
2454
2455
2456
2457
I439 PAN_VCC F409 A1
25
28
39
F534 E7
E_14520_013.eps F535 D7
3139 123 5833.3 170904 F536 D7
1 2 3 4 5 6 7 8
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
S465
5462
2478 A3 7520 F2
220R
3506 * 4462
10K
KDR721S
DDC_VGA_5V
2479 B3 F471 A1
B 220R 7461
SM5301BS-G
5V4
B 2480 B3 F472 A1
2481 B3 F473 B1
18
15
12
24
F489
1461
1 F474 RED_PR 2480 1u0 I480 3477 22R I483 9
VCC Φ VCC
2482 B3
2483 D6
F474 B1
F475 B1
I484 DISABLE
2 F475 GREEN_Y 2481 1u0 I481 3476 22R 2510 D8 F476 B1
3 F476 BLUE_PB 2482 1u0 I482 3475 22R I485 23 2471 2472 2473 2474 2475
4 THROUGH 47u 100n 100n 100n 100n 2511 E7 F477 C1
0V
5 22
6.3V 2512 E6 F479 C1
MUXSEL 2513 F3 F480 C1
S460
S461
S462
2K2
F482 GINA|UINA
22p
2K2
22p
17 16 F480 14 3499 22R 2468 10n G_Y- A6
GOUT|UOUT 3464 D2 F492 C8
S463
S464
F483 3 1V6
I515 GINB|UINB I478 F495 3467 D4
3483 3484 2460 7462 5V3 I463 2V5 I472 3480 22R 2469 10n B_PB+ A6 F493 C8
3468
2461
3467
2462
10K 10K 100n M24C02-WMN6 6 11 3468 D4 F494 C8
8
3471 820R
SDA 2 3474 C2 F501 E1
33p
21 RES 4510
VFC 3475 B3 F502 E1
4
0V3
GND GND_HS 2510 3476 B3 F503 E9
2451
+3V3STBY
3477 B3 F520 E1
13
10
19
16
29
30
7510-1 7510-2 100n 3478 D7 F521 E1
74LVC14APW 74LVC14APW
14
3479 D7 I462 C5
14
I519 I510 3512 CS_HSYNC 3480 D7 I463 D5
SYNC +3V3STBY 1 2 3V1 3 4 A6
H_CS_SDTV F501 3481 C2 I464 D5
220R
A3 SELECTION 2463 100n 0V2 0V2 220R
100p
16
7463 7 7 F499 3482 C2 I465 D5
V_SDTV F502
A3 74HC4053D VDD 3483 C2 I466 C3
F521
6 MDX 3484 C2 I467 C3
2511
G4
E PLL_SEL
E
3510
A7 I517 3V3
0V2
3496 C7 I470 C6
13 14 7510-3
16 1 74LVC14APW 3497 C7 I471 C6
1 0V 12 0V2
15 FBIN REFIN 2 3511 14 14 3498 C7 I472 D6
2 11 I520 I511
NC FS0 4X1 220R 3513 F503 VSYNC
14 3 I492 3V3 5 6 3V3 9 8 A6 3499 C7 I473 C8
13 FCLK VDDA 4X2
4 I518 0V 3501 F5 I474 C8
A6,A7 FBIN F520 3519 OE VDDD 7510-4 220R
12 5 1 15 7 7
11 CLK2 FS1 2512
74LVC14APW 3502 A3 I475 C8
RES 0R 6 2 0V
2514 FS2 GNDA 100p 3503 A2 I476 C8
4520
10 7 10
9 CLK1 GNDD 2518 3504 A3 I477 C8
8 2517 3V3
CHPR CHGP 10n 10n RES 4511 3505 B2 I478 C8
7520 3 4 3506 B3 I479 D8
I496 4X INVERTER SCHMITT-TRIGGER
4463
4464
5
VDD
11
7 7
I493 I494 3513 E9 I484 B4
2513 2520
4519
4518
RES
2519
10u 16V 1n0 100n 3519 E2 I485 B4
2515 3520 F3 I486 D2
10n 4460 B5 I487 D2
E_14520_014.eps 4461 B5 I492 E4
3139 123 5833.3 160904
1 2 3 4 5 6 7 8 9
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
1 2 3 4
SUPPLY
(OPTIONAL)
5
4
I957
3
PAN_VCC_IN 2
1
RES
A A
5958
* 7953
L4940D2T12 L_SC1_AV1_IN
+5VSW +3V3STBY +12VSW *
5959
1 3
F951 5961 PAN_VCC
A7
F176 3177 I175 2175
A2
IN OUT 1175-2 4
I951 14V4 11V9 *EMC 2u2 I178
22K 3178
S176
2180 2176
COM
B 2959
100n
* 2960
47u 16V
2962
100n B L 5 330p 330p 47K
2
2998 RES 6
5960 1m0 6.3V 5955 5956 Pb
RES
7
I953 14V4 5957 I177 CVBS_SC1_AV1_IN
14V4
2
SS = 4V9
3
* B CVBS
8
F175 3176 A2
B
I952
7954 100R
S175
9 3175
3955 2961 SI2301DS-T1 Y 75R
10K 10n
1
1V3
I954 F951 = 12V DC 1175-1 1
14" 15" 17" 20" F954 = 1V8 DC R_SC1_AV1_IN
C *
1951 Y Y -- --
23"
-- C 2
F178 F177 3179 I176 2178
A2
2959 -- -- Y Y -- R I179
22K 3180 2u2
S177
5957 -- -- -- -- Y 3 *EMC 2179
3958
1K0 5959 Y Y --
Pr 330p 330p 47K
Y Y
7953 -- -- Y Y -- 2181
I955
A7 PANEL_PWR_CTL
F952
(0V)
0V6
0V
7404
C I180 3181 I181
SC1_B_U_IN
C
PDTC114ET 6 A2
CVBS
100R
5
S179
3182
4 75R
D D L
3
S178
I956 F954 3184
+3V3STBY 3 2 +1V8 75R
IN OUT
2994
2995
COM
2996 2997 D D
100n 100n 47u 6.3V I184 3185 I185
SC1_R_V_IN
1
47u 6.3V A2
E E 100R
S180
3186
75R
E_14520_015.eps E_14520_057.eps
3139 123 5833.3 081104 3139 123 5819.3 220904
1 2 3 4 1 2 3 4
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
Side AV Panel
1101 A1 7101 C1
1 2 3 4 5 6 7 8 1102-1 D1 F101 A5
1102-2 E1 F102 A5
1102-3 E1 F105 F5
SIDE AV
S105
2105 2106
S106
1 2104 F3 I106 B2
I104 47K 470p 47K 470p
I106 3101 AV3_CVBS_Y_IN A2 G_VID G_AUD_IN 2105 A7 I107 B1
3
F109 2106 A7 I108 D2
I107 10R
4 RES EMC 2107 D7 I110 E2
2101 G_UART_PC_AUD
2116 2108 D7 I111 E2
47p
47p
* HEADPHONE
S108
6104
6106
2 4104
RES
RES
2109 D7 I112 A8
B B
S107
3104
75R
F106 4 1106
2110 D7 I113 A8
2
G_VID 2111 120R 3115 F107 7 2111 B5 I114 A8
6
RES
2112 I118
3105 120R 3116 3 2114 C7 I117 B6
75R 5
10V 220u 2115 A2 I118 B6
2116 B2 I716 D8
G_VID * 4105
2117 C2 S101 F6
I103 +3V3STBY EMC EMC G_AUD_OUT 2118 E8 S102 F6
2113 2114 2119 F1 S103 E1
470p 470p
2120 F1 S104 F1
C 3125
1K0
3126
18K
C 3101 B3
3103 A3
S105 B5
S106 B5
G_AUD_OUT 3104 B1 S107 B1
4106
4107
4108
3105 B2 S108 B2
7101 3121 0R
2117 FROM 1704 OF AUD AMP 3106 D3 S109 D1
BC857B
3122 0R * * * 3107 E2
4u7 (2 X 5W) 1105 3108 E3
8 OHMS @ 5W
4 OHMS @ 2W
3127 1107 FOR ITV 3109 E2
18K F110
YELLOW L+ 1 4 +
R 3110 F3
1102-1 1 2 F112 3 -
L- 3111 A6
G_VID 3 F111 2 +
CVBS 2 I108
GND
4 F113 1
3112 A6
R+
5
- L 3113 A6
D RES
3106
R-
EMC
2107
EMC
2108
EMC
2109
EMC
2110
D 3114 A7
S109
6101 3115 B6
75R 1n0 1n0 1n0 1n0
4103
4102
3116 B6
* 2 x 2W 2 x 5W
3121 C5
RES FROM 1701 OF TV&SCALER * * 4102
4103
Y
Y
N
N 3122 C5
6102
G_AUD_OUT
I716 4104 Y N 3123 F5
RED
(2 X 2W) 4105 Y N 3124 F5
1102-3 5 G_VID 1110 4106 N Y
G_AUD_IN G_AUD_OUT
4107 N Y 3125 C2
1
R 6 AV3_R_IN A2 L
2 4108 Y N 3126 C2
GND 3127 D2
R 3
I110 3107 4102 D8
1K0 G_AUD_OUT
S103
BZX384-C4V7
BZX384-C4V7
I116 G_AUD_IN G_VID
FOR SERVICE 6104 B1
Screw Mounting Hole
S101
S102
6109
6111
EMC
F 1199
TYPE
EMC
2119
G_AUD_IN
UART 4110 F 6105 B2
6106 B2
BZX384-C4V7 6107 E6
BZX384-C4V7
470p G_UART_PC_AUD G_VID
EMC G_AUD_IN 6108 E7
6110
6112
2120 6109 F6
6110 F6
470p 6111 F7
G_AUD_OUT G_UART_PC_AUD G_AUD_IN
G_UART_PC_AUD 6112 F7
E_14520_025.eps
3139 123 5831.1 150904
1 2 3 4 5 6 7 8
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
E_14520_026.eps
3139 123 5831.1 150904
E_14520_027.eps
3139 123 5831.1 150904
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
VOL- 1V5
3322 C2
POWER 0V 3323 C3
6306 B1
F308 B1 Layout Top Control Panel (Bottom Side)
TO 1008 OF TV+SCALER BD
F309 B1
I304 B2 3317 A6 3318 A2 3319 A2 3320 A4 3321 A6 3322 A5 3323 A6 6306 A6
1308 I305 B2
F308 I306 B2
1 F309 KEYBOARD
2 I307 B3
I308 C2
I309 C3
B B
BZX384-C4V7
6306
3322 3323
0R 0R
I308 I309
C C
1309 1310 1311 1312 1313
SKQNAB SKQNAB SKQNAB SKQNAB SKQNAB
CH+ CH- VOL+ VOL- POWER
E_14520_028.eps
3139 123 5869.1 150904
1 2 3
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
1703 A1
1 2 3 4 5 6 7 8 1704 C8
1706 D1
1710 E1
AUDIO AMPLIFIER (2x5W) (FOR 20 & 23 INCH) 2703 D5
2712 B4
2713 B6
2714 B7
2715 B8
2718 C4
2719 B7
2741 B5
2742 C5
2746 E5
A A 2747 E1
2748 E1
3701 E3
3702 D4
INVERTER PANEL
AUD_SUP 3706 D5
FROM1,2-1200
1703 3714 B4
I701 3715 B4
1 I702
2 3726 C4
3727 C4
P_GND
3744 D5
4710 2712 3746 C5
F702 3714 1u0 I712
R
B P_GND 8K2 I709 *EMC
2741 AUD_SUP
B 3747 D3
3748 D4
3715 470p 3749 E2
1K8 11V2 (10V) 3750 D5
3751 E5
2713 2719 2714 2715 4710 B1
100n 100n 470u 16V 470u 16V
5709 D7
F703 3726 I718 2718 I719 5710 D1
L
7709 P_GND P_GND P_GND P_GND TO 1107 OF SIDE AV 7703-1 D4
8K2 1u0 6
*EMC TDA 7297D 15 7703-2 E3
3727 2742 7709 C6
1K8 470p VCC 1704
14 5V7
F702 B2
1V4 19 I707
C AUD_SUP
IN1 OUT1+
5V7
I708
1
2
C F703 C2
F704 D2
16 I710
OUT1- 3
Φ I711
4
F705 E2
POWER I714 F706 E2
7 5V7 5
1V4 AMPLIFIER OUT2+ 2
IN2 I701 B1
FROM 1706 OF TV+SCALER BD
3746
AUD_SUP 10K 5 5V7 I702 B1
OUT2-
1706 P_GND
I703 D3
F704 7703-1 4V5 I704 3706 I713
STANDBY 4V5 12 18 I704 D5
1 BC847BS ST_BY
I705 17 I705 D4
2 3748 10K
4V5 13 9
3 3750 MUTE NC I706 D5
2V8 4 5V7
4 AUD_SUP 10K 6K8 I707 C8
2703 3 5V7
5 10u 16V I708 C8
3702 3V2 PW GND
D 3K3 SGND D I709 B4
8 20 11 10 1 21 I710 C8
AUD_SUP 3747
10K I711 C8
5710 P_GND
I712 B5
I706 3744 5709
4V5 I713 D5
I703 10K I728 I714 C8
3749
7703-2 I718 C4
SCREW MOUNTING HOLE F705
2V8 BC847BS 2746
1710 10K 3751 I719 C5
6K8 1u0 10V
TYPE
3701 3V3 I728 D6
3K3
E EMC
2747 F706 MUTE
E
470p
F702 F703 I707 I711
EMC
2748
470p
P_GND
50mV / div AC 50mV / div AC 200mV / div AC 200mV / div AC
2ms / div 2ms / div 2ms / div 2ms / div
E_14520_017.eps
3139 123 5883.1 240904
1 2 3 4 5 6 7 8
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
1703 B3
1704 C2
1706 A3
2703 B3
2712 B3
2713 B1
2714 C2
2715 C3
2718 B3
2719 A1
2741 B3
2742 B3
2746 B3
2747 B3
2748 C3
3701 B3
3702 B3
3706 B3
3714 B3
3715 B3
3726 A3
3727 B3
3744 B3
3746 B3
3747 B3
3748 B3
3749 B3
3750 B3
3751 B3
4710 B3
4713 B1
4715 B3
4718 B3
4719 A3
5709 B2
5710 A3
7703 B3
7709 B2
E_14520_018.eps
3139 123 5883.1 140904
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
1 2 3 4
FRONT IR / LED
+3V3STBY
A A
3802
330R
I805
7801
BC857B 7803
I801
BC847B
I802
TO 1007 TV-SCALER BD
3801
B 3K3 I803 B
1
6801-2 6801-1
1870 SPR-325MVW
SPR-325MVW
GREEN RED
1 F803 I806
2
2
F804 IR
3
F805 LED_SEL
4
F802 +3V3STBY
5
F801 PC-TV-LED
6
+3V3STBY 7804
BC847B
C 3803
220R
C
E_14520_022.eps
3139 123 5836.1 150904
I804
7802
3V5 3
VS 2801 2802
3V5 1 10u 6.3V 10u
OUT
2
GND
Layout Front IR / LED Panel (Bottom Side)
TSOP1836LL3V 2801 A1 3801 A1 3803 A1 3806 A1 7801 A1 7804 A1
2802 A1 3802 A1 3805 A1 4806 A1 7803 A1
D +3V3STBY D
3805 3806
100R 330R
I807
7805 7806
BPW34 BPW34
I808
E E
4806
FOR ITV
E_14520_021.eps
3139 123 5836.1 150904
1 2 3 4
E_14520_023.eps
3139 123 5836.1 150904
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
Personal Notes:
E_06532_013.eps
131004
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
Alignments LC4.1L AA 8. EN 41
ca n
ni Lea
ro
et
8. Alignments
el
SAM SAM
1 00022 LC41LS1 1.00/S41GV1 1.01 CSM
2 CODES 0 0 0 0 0
3 OP 000 057 140 032 120 128 000 . Cool . Delta Warm Red 2
4 20PF8846/12 . Normal . Delta Warm Green -3
5 . Warm . Delta Warm Blue -13
6 NOT TUNED
7 PAL
8 STEREO SAM
9 CO 50 CL 50 BR 50
0 AVL Off
. QSS Off
. FMI On
. NICAM Alignment 63
. DBE Off
SAM
.ADR 0x0000 0
.VAL 0x0000 0
.Store Store ?
SAM
.ADR 0x0000 0
.VAL 0x0000 0
.Store Store ? E_14520_071.eps
081104
EN 42 8. LC4.1L AA Alignments
ca n
ni Lea
ro
et
el
Alignments LC4.1L AA 8. EN 43
ca n
ni Lea
ro
et
el
8.4.5 Sound Table 8-2 Option codes (general overview for all displays)
23PF8946
17PF8946
No adjustments needed for sound.
Bit
The default values for the audio alignments are: (DEC) Option Description
• QSS: On 7 (128) OP_PHILIPS_TUNER Philips Tuner available 1 1
6 (64) OP_FM_RADIO FM Radio available 1 1
• FMI: Off 5 (32) OP_LNA Low Noise Amplifier available 0 0
• NICAM Alignment: 63 4 (16) OP_ATS Auto Tuning System 0 0
• Lip Sync: Off 3 (8) OP_ACI Automatic Channel Installation 0 0
• DBE: Off 2 (4) OP_UK_PNP Activate Plug & Play menu at start-up
0 0
1 (2) OP_VIRGIN_MODE After virgin = English + Great Britain
0 0
0 (1) OP_CHINA AP-PAL tuning algorithm for China 0 0
Index of this chapter: • Audio: The sound processor is part of the UOC processor
9.1 Introduction (called “Hercules”). The chassis has a FM Radio with 40
9.2 Block Diagram preset channels.
9.3 Power Supply • Video: Enhanced video features, video drivers and Active
9.4 Input/Output Control.
9.5 Tuner and IF
9.6 Video: TV Part (diagrams A1, A2, and A3) The architecture consists of a TV and Scaler panel with I/O,
9.7 Video: Scaler Part (diagrams A6, A7, and A8) Side I/O panel, Sound Amplifier Panel, Top Control Panel and
9.8 Audio Processing Power Supply panel.
9.9 Control The functions for video/audio processing, microprocessor (P),
9.10 LCD Display and CC/Teletext (TXT) decoder are all combined in one IC
9.11 Abbreviation List (TDA120xx, item 7011), the so-called third generation Ultimate
9.12 IC Data Sheets One Chip (UOC-III) or “Hercules”. This chip has the following
features:
• Control, small signal, mono/stereo, and extensive Audio/
9.1 Introduction Video switching in one IC.
• Upgrade with digital sound & video processing.
The LC4.1 LCD TV is a global LCD TV for the year 2004. It is • Alignment free IF, including SECAM-L/L1 and AM.
the successor of the LC13 LCD TV and covers screens sizes • FM sound 4.5/5.5/6.0/6.5, no traps/bandpass filters.
14, 15, 17, 20 and 23 inch (in both 4:3 and 16:9 ratio) with SP2 • Full multi-standard color decoder.
and ARCH3 styling. • One Xtal reference for all functions (microprocessor, RCP,
This chassis has the following (new) features: TXT/CC, RDS, color decoder, and stereo sound
processor).
AC Mains Input
Power Supply
Main NVM
SOG, R_PR+, R_PR-,
G_Y+, G_Y-, B_PB+,
Board Low Pass
Filter Video Filter
B_PB- signal producing
circuits
with LSI
(SM5301BS-
Video Buffer G) FLASH
RGB Output NVM
HERCULES Memory
(VDP+STEREO) Jump
Tuner
TV/FM Embedded 555 PC_HD_SEL
Flash H/V trigger
Schmitt
Sync circuits Pin181,182 LCD
Switch Triggers
(74HC4053D) Panel
SD_PCHD_SEL GM5221 LVDS/TTL
Pin85
Audio (PC_DET) Pin 111
Amplifier(2x2
w)
PC
GND( Industrial
detect
mode)
circuit
+3V3STBY( normal
IIC VGA_5V operation)
RGB or YPbPr
H/V Sync
Compair
AV1 Compair
(Scart or Speakers VGA INPUT
(Service) and HP (UART)
Cinch)
Cinch_to_VGA
Adaptor
(YPbPr)
Audio amplifier(2x5w)
board for 20,23 inch
AUD_SUP AUDIO CONTROL Side AV Audio Output CVBS/YC Input PC Audio Input UART (Optional)
Panel and HP output
SINGALS
(Standby, Mute,) E_14520_046.eps
160904
9.4
el
The PLL tuner UR1316 (with FM radio) delivers the IF-signal, Input/Output
via audio & video SAW-filters, to the Video Signal Processor
and FLASH embedded TEXT/Control/Graphics Micro The I/O is divided over two parts: Rear I/O and Side I/O. The
Controller TDA120x1 (item 7011, also called Hercules). This IC
rear I/O is integrated in the TV & Scaler board.
has the following functions:
• Analogue Video Processing
• Sound Demodulation Table 9-2 I/O Connectivity
• Audio Interfaces and switching
• Volume and tone control for loudspeakers Screen Rear I/O Side I/O
• Reflection and delay for loudspeaker channels size Scart VGA Y/C CVBS HP PC
• Micro Controller (inches) + L/R Audio
• Data Capture 17 X X X X X X
• Display
23 X X X X X X
The Hercules has one input for the internal CVBS signal and a
video switch with 3 external CVBS inputs and a CVBS output.
9.5 Tuner and IF
All CVBS inputs can be used as Y-input for Y/C signals.
However, only 2 Y/C sources can be selected because the
circuit has 2 chroma inputs. It is possible to add an additional A Philips UR13xx Tuner with second input (for FM Radio) is
CVBS(Y)/C input (CVBS/YX and CX) when the YUV interface used in the TV board. The SIF and FM signals are decoded by
and the RGB/YPRPB input are not needed. One SCART- the Hercules. Tuning is done via I2C.
connector is used (SCART1). This connector is fully equipped.
The video part delivers the RGB signals to the Scaler IC. 9.5.1 Video IF amplifier
The Genesis GM5221 Scaler IC receives either the SDTV The IF-filter is integrated in a SAW (Surface Acoustic Wave)
video input signals from the Hercules or the PC input signal filter. One for filtering IF-video (1328) and one for IF-audio
from an external computer. Switching between the two signals (1330). The type of these filters is depending of the standard(s)
is done via the SD/HD selection IC (7461). that has to be received.
After the video processing done by the Scaler, the digital data
is sent via a Low Voltage Differential Signalling bus to the LCD The output of the tuner is controlled via an IF-amplifier with
panel. LVDS is used to improve data speed and to reduce EMI AGC-control. This is a voltage feedback from pin 31 of the
significantly. Hercules to pin 1 of the tuner. The AGC-detector operates on
There are two I2C lines and two interrupt and communication top sync and top white level. AGC take-over point is adjusted
lines (TV_IRQ and TV_SC_COM) for the Scaler control. The via the service alignment mode ’Tuner' - 'AGC’. If there is too
Scaler communicates with the Hercules as a slave device. To much noise in the picture, then it could be that the AGC setting
avoid buffer overflow at the Scaler side, the TV_SC_COM line is wrong. The AGC-setting could also be mis-aligned if the
provides the necessary hardware flow control. To allow bi- picture deforms with perfect signal; the IF-amplifier amplifies
directional communication, the Scaler can initiate a service too much.
interrupt-request to the Hercules via the TV_IRQ line.
For Service, this supply panel is a black box. When defect (this
can be traced via the fault-finding tips, or by strange
phenomena), a new panel must be ordered (see table below for
ordering codes), and after receipt, the defective panel must be
send for repair.
9.6
el
The Display Output Port provides data and control signals that
9.7 Video: Scaler Part (diagrams A6, A7, and A8) permit the Scaler to connect to a variety of display devices
using a TTL or LVDS interface. The output interface has four
The Genesis gm5221 Scaler is an all-in-one graphics and channel 6/8-bit LVDS transmitters and is configurable for single
video processing IC for LCD monitors and televisions with up or dual wide LVDS. All display data and timing signals are
to XGA output resolutions. The Scaler controls the display synchronous with the DCLK output clock. The integrated LVDS
processing in an LCD TV, e.g. like the deflection circuit in a transmitter is programmable to allow the data and control
CRT-based TV. It controls all the view modes (e.g. like signals to be mapped into any sequence depending on the
"zooming" and "shifting"). Features like PC (VGA) or HD inputs, specified receiver format.
are also handled by this part.
9.7.1 Features
9.8
el
Audio Processing
Audio-IN2L(Pin 53)
PC Audio In Audio-IN2R (Pin 54) Control Signals
E_14520_048.eps
160904
The audio decoding is done entirely via the Hercules. The IF • For the case of NAFTA and LATAM, there is only one
output from the Tuner is fed directly to either the Video-IF or the transmission standard, which is the M standard. The
Sound-IF input depending on the type of concept chosen. diversity then will be based on whether it has a dBx noise
There are mainly two types of decoder in the Hercules, an reduction or a Non-dBx (no dBx noise reduction).
analogue decoder that decodes only Mono, regardless of any • For the case of AP, the standard consists of BG/DK/I/M for
standards, and a digital decoder (or DEMDEC) that can decode a Multi-System set. The diversity here will then depends on
both Mono as well as Stereo, again regardless of any the region. AP China can have a Multi-System and I/DK
standards. version. For India, it might only be BG standard.
9.8.1 Diversity
The diversity for the Audio decoding can be broken up into two
main concepts:
• The Quasi Split Sound concept used in Europe and some
AP sets.
• The Inter Carrier concept, used in NAFTA and LATAM.
The UOC-III family makes no difference anymore between
QSS- and Intercarrier IF, nearly all types are software-
switchable between the two SAW-filter constructions.
9.8.2 Functionality Muting is done via the SOUND_ENABLE line connected to pin
13 of the amplifier-IC and coming from the Hercules.
The features available in the Hercules are as follows:
• Treble and Bass Control. 9.8.4 Audio: Lip Sync
• Surround Sound Effect that includes:
– Incredible Stereo. The LC4.1L is not equipped with Lip Sync. This is not needed.
– Incredible Mono.
– 3D Sound (not for AV Stereo).
– TruSurround (not for AV Stereo). 9.9 Control
– Virtual Dolby Surround, VDS422 (not for AV Stereo).
– Virtual Dolby Surround, VDS423 (not for AV Stereo). 9.9.1 Hercules
– Dolby Pro-Logic (not for AV Stereo).
• Bass Feature that includes: The System Board has two main micro-controllers on board.
– Dynamic Ultra-Bass. These are:
– Dynamic Bass Enhancement. • On-chip x86 micro-controller (OCM) from Genesis LCD TV/
– BBE (not for AV Stereo). Monitor Controller.
• Auto-Volume Leveler. • On-chip 80C51 micro-controller from Philips
• 5 Band Equalizer. Semiconductor UOCIII (Hercules) series.
• Loudness Control. Each micro-controller has it own I2C bus which host its own
All the features stated are available for the Full Stereo versions internal devices.
and limited features for the AV Stereo The Hercules is integrated with the Video and Audio Processor.
For dynamic data storage, such as SMART PICTURE and
9.8.3 Audio Amplifier SMART SOUND settings, an external NVM IC is being used.
Another feature includes an optional Teletext/Closed Caption
The audio amplifier part is very straightforward. There are two decoder with the possibility of different page storage depending
different executions: on the Hercules type number.
• 17 inch: Amplification is done via the integrated power
amplifier TDA1517, and delivers a maximum output of 2 x The Micro Controller ranges in ROM from 128 kB with no TXT-
6 W_rms. Normal operating supply is from 6 V to 18 V. decoder to 128 kB with a 10 page Teletext or with Closed
• 23 inch: Amplification is done via the integrated power Caption.
amplifier TDA7297, and delivers a maximum output of 2 x
15 W_rms. Normal operating supply is from 6.5 V to 18 V.
IIC BUS1
Tuner
Amp
NVM 1406
+3V3STBY
1405
HD_FILTER
99
ADC3 120
Keyboard (PWM1)
POWER_DOWN 98 BACK_LIGHT_ADJ1
123 90 GPIO7 (GPIO11/
P2.5 PWM0)
126 111 103 106 107 108 ROM_DATA0-7
97 102 122 128
INT0 P0.4 P2.4 P1.5 INT2 GPIO23 5 6 7 ROM_ADD0-17
P50_LINE_ITV_IR_SW
RC
MUX +3V3STBY
Flash ROM
HIGH or
LOW
Standby level input E_14490_062.eps
POWER
EXT_MUTE 160904
TV_IR DOWN
The Micro Controller operates at the following supply voltages: 0/6/12 SCART switch control signal on A/V
• +3.3 V_dc at pins 4, 88, 94, and 109. board. 0 = loop through (AUX to TV), 6
• +1.8 V_dc at pins 93, 96, and 117. = play 16:9 format, 12 = play 4:3
• I2C pull up supply: +3.3V_dc. format
1080i 1080 visible lines, interlaced
9.9.4 Pin Configuration and Functionality 1080p 1080 visible lines, progressive scan
2CS 2 Carrier Stereo
The ports of the Micro Controller can be configured as follows: 480i 480 visible lines, interlaced
• A normal input port. 480p 480 visible lines, progressive scan
• An input ADC port. ACI Automatic Channel Installation:
• An output Open Drain port. algorithm that installs TV channels
• An output Push-Pull port. directly from a cable network by
• An output PWM port. means of a predefined TXT page
• Input/Output Port ADC Analogue to Digital Converter
AFC Automatic Frequency Control: control
signal used to tune to the correct
9.10 LCD Display frequency
AGC Automatic Gain Control: algorithm that
9.10.1 Specifications controls the video input of the feature
box
Panel model : LC171W03 (17”) AM Amplitude Modulation
: QD23WL04 (23”) AP Asia Pacific
Resolution (HxV) : 1280x768 pixels (17”) AR Aspect Ratio: 4 by 3 or 16 by 9
: 1280x768 (23”) ASD Automatic Standard Detection
Luminance : 450 nit (17”) AV Audio Video
: 450 nit (23”) B-SC1-IN Blue SCART1 in
Supplier : LG.Philips LCD ( 17”) B-SC2-IN Blue SCART2 in
: Quanta Displays Inc B-TXT Blue teletext
(23”) B/G Monochrome TV system. Sound
carrier distance is 5.5 MHz
BOCMA Bimos one Chip Mid-end Architecture:
video and chroma decoder
C-FRONT Chrominance front input
CBA Circuit Board Assembly (or PWB)
CL Constant Level: audio output to
connect with an external amplifier
CLUT Colour Look Up Table
ComPair Computer aided rePair
CSM Customer Service Mode
CVBS Composite Video Blanking and
Synchronisation
CVBS-EXT CVBS signal from external source
(VCR, VCD, etc.)
CVBS-INT CVBS signal from Tuner
CVBS-MON CVBS monitor signal
CVBS-TER-OUT CVBS terrestrial out
DAC Digital to Analogue Converter
DBE Dynamic Bass Enhancement: extra
low frequency amplification
DFU Directions For Use: owner's manual
DNR Dynamic Noise Reduction
DRAM Dynamic RAM
DSP Digital Signal Processing
DST Dealer Service Tool: special
(European) remote control designed
for service technicians
DTS Digital Theatre Sound
DVD Digital Video Disc
EEPROM Electrically Erasable and
Programmable Read Only Memory
EPG Electronic Program Guide: system
used by broadcasters to transmit TV
guide information (= NexTView)
EPLD Electronic Programmable Logic
Device
EU EUrope
EXT EXTernal (source), entering the set by
SCART or by cinches (jacks)
FBL Fast Blanking: DC signal
accompanying RGB signals
FBL-SC1-IN Fast blanking signal for SCART1 in
FBL-SC2-IN Fast blanking signal for SCART2 in
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
FBL-TXT Fast Blanking Teletext PAL Phase Alternating Line. Colour system
FLASH FLASH memory used mainly in Western Europe
FM Field Memory / Frequency Modulation (colour carrier = 4.433619 MHz) and
FMR FM Radio South America (colour carrier PAL M =
FRC Frame Rate Converter 3.575612 MHz and PAL N = 3.582056
FRONT-C Front input chrominance (SVHS) MHz)
FRONT-DETECT Front input detection PC Personal Computer
FRONT-Y_CVBS Front input luminance or CVBS PCB Printed Circuit Board (or PWB)
(SVHS) PIG Picture In Graphic
G-SC1-IN Green SCART1 in PIP Picture In Picture
G-SC2-IN Green SCART2 in PLL Phase Locked Loop. Used, for
G-TXT Green teletext example, in FST tuning systems. The
H H_sync to the module customer can directly provide the
HA Horizontal Acquisition: horizontal sync desired frequency
pulse coming out of the BOCMA Progressive Scan Scan mode where all scan lines are
HD High Definition displayed in one frame at the same
HP HeadPhone time, creating a double vertical
I Monochrome TV system. Sound resolution.
carrier distance is 6.0 MHz PWB Printed Wiring Board (or PCB)
I2C Integrated IC bus RAM Random Access Memory
I2S Integrated IC Sound bus RC Remote Control transmitter
IC Integrated Circuit RC5 Remote Control system 5, the signal
IF Intermediate Frequency from the remote control receiver
Interlaced Scan mode where two fields are used RGB Red, Green, and Blue. The primary
to form one frame. Each field contains colour signals for TV. By mixing levels
half the number of the total amount of of R, G, and B, all colours (Y/C) are
lines. The fields are written in "pairs", reproduced.
causing line flicker. RGBHV Red, Green, Blue, Horizontal sync,
IR Infra Red and Vertical sync
IRQ Interrupt ReQuest ROM Read Only Memory
Last Status The settings last chosen by the SAM Service Alignment Mode
customer and read and stored in RAM SIF Sound Intermediate Frequency
or in the NVM. They are called at start- SC SandCastle: two-level pulse derived
up of the set to configure it according from sync signals
the customers wishes SC1-OUT SCART output of the MSP audio IC
LATAM LATin AMerica SC2-B-IN SCART2 Blue in
LC04 Philips chassis name for LCD TV 2004 SC2-C-IN SCART2 chrominance in
project SC2-OUT SCART output of the MSP audio IC
LCD Liquid Crystal Display S/C Short Circuit
LED Light Emitting Diode SCART Syndicat des Constructeurs
LINE-DRIVE Line drive signal d'Appareils Radiorecepteurs et
L/L' Monochrome TV system. Sound Televisieurs
carrier distance is 6.5 MHz. L' is Band SCL CLock Signal on I2C bus
I, L is all bands except for Band I SD Standard Definition
LS LoudSpeaker SDA DAta Signal on I2C bus
LVDS Low Voltage Differential Signalling, SDRAM Synchronous DRAM
data transmission system for high SECAM SEequence Couleur Avec Memoire.
speed and low EMI communication. Colour system used mainly in France
M/N Monochrome TV system. Sound and Eastern Europe. Colour carriers =
carrier distance is 4.5 MHz 4.406250 MHz and 4.250000 MHz
MOSFET Metal Oxide Semiconductor Field SIF Sound Intermediate Frequency
Effect Transistor SMPS Switch Mode Power Supply
MPEG Motion Pictures Experts Group SND SouND
MSP Multi-standard Sound Processor: ITT SNDL-SC1-IN Sound left SCART1 in
sound decoder SNDL-SC1-OUT Sound left SCART1 out
MUTE MUTE Line SNDL-SC2-IN Sound left SCART2 in
NC Not Connected SNDL-SC2-OUT Sound left SCART2 out
NICAM Near Instantaneous Compounded SNDR-SC1-IN Sound right SCART1 in
Audio Multiplexing. This is a digital SNDR-SC1-OUT Sound right SCART1 out
sound system, used mainly in Europe. SNDR-SC2-IN Sound right SCART2 out
NTSC National Television Standard SNDR-SC2-OUT Sound right SCART2 out
Committee. Colour system used SNDS-VL-OUT Surround sound left variable level out
mainly in North America and Japan. SNDS-VR-OUT Surround sound right variable level out
Colour carrier NTSC M/N = 3.579545 SOPS Self Oscillating Power Supply
MHz, NTSC 4.43 = 4.433619 MHz S/PDIF Sony Philips Digital InterFace
(this is a VCR norm, it is not SRAM Static RAM
transmitted off-air) STBY STandBY
NVM Non Volatile Memory: IC containing SVHS Super Video Home System
TV related data (for example, options) SW SubWoofer / SoftWare
O/C Open Circuit THD Total Harmonic Distortion
ON/OFF LED On/Off control signal for the LED TXT TeleteXT
OSD On Screen Display uP Microprocessor
P50 Project 50 communication: protocol VA Vertical Acquisition
between TV and peripherals VL Variable Level out: processed audio
output toward external amplifier
om
l.c
ho ira
ai
@ me
tm
ho al
uc P
ga dro
This section shows the internal block diagrams and pin layouts
of ICs that are drawn as "black boxes" in the electrical diagrams
(with the exception of "memory" and "logic" ICs).
DDC2Bi
Di g i t al Co l o r A d j u s t m en t s
Co l o r Sp ac e Co n v er s i o n
w i t h ed g e en h an c em en t
Co l o r L o o k -u p -Tab l e
Zo o m / Sh r i n k Fi l t er
ACM-II
Ultra- uv
Im ag e Cap t u r e /
Chroma
Meas u r em en t
Reliable Adjust
DVI DVI Rx Display 2X LVDS
Timing LVDS Panel I/F
HDCP
Y ACC Control Tx
DDC2Bi Luma
Shaping
422 to 444
BT 656 Conversion
Histogram
Test
Pattern
Generator High-light Window
E_14520_049.eps
011104
SSIF
QSSO/AMOUT
SCART/CINCH IN/OUT LS-OUT HP-OUT
I2S
REFO R L R
L
AGCOUT
VISION IF/AGC/AFC
PLL DEMOD. PAL/SECAM/NTSC BASE-BAND µ-PROCESSOR AND TELETEXT DECODER
VIFIN
SOUND TRAP
DECODER DELAY LINE DIGITAL SIGNAL PROCESSING FEATURES
GROUP DELAY
VIDEO AMP.
IFVO/SVO/ REF
CVBSI SCAVEM
YUV IN/OUT
YSYNC ON TEXT BL R G B CR
CVBS2/Y2 C RO
CON. RGB CONTROL
CVBS3/Y3 DIGITAL PEAKING GO
VIDEO SWITCH OSD/TEXT INSERT
C2/C3 2H/4H SCAN VELOCITY
VIDEO IDENT. CONTR/BRIGHTN BO
COMB FILTER
CVBS4/Y4 VIDEO FILTERS MODULATION BRI CCC
C4 Y DELAY ADJ. U/V DELAY BCLIN
WHITE-P. ADJ.
Y
CVBSO/ BLKIN
PIP
SVM
H/V SYNC SEP. H/V SKIN TONE
RGB/YPRPB INSERT RGB MATRIX
H-OSC. + PLL VERTICAL
U/V TINT BLUE STRETCH
2nd LOOP & EAST-WEST YUV INTERFACE
BLACK STRETCH
H-SHIFT SATURATION
H-DRIVE GEOMETRY GAMMA CONTROL
SAT
Vo Uo Yo Yi Vi Ui
V-DRIVE EHTO BL
G/Y
R/PR B/PB
HOUT EWD B/PB
SWO1 BL G/Y R/P R
(CVBSx/Yx) (Cx)
120 VREF_POS_HPR
124 VREF_POS_LSL
99 DVBIN2/SIFIN2
116 VGUARD/SWIO
DVBIN1/SIFIN1
125 VDDA3(3.3V)
AVL/EWD
118 XTALOUT
98 AGCOUT
DECDIG
SECPLL
DECBG
119 XTALIN
127 VSSC4
117 VSSA1
126 VDDC4
128 VSSP2
PH1LF
PH2LF
GNDIF
VIFIN1
VIFIN2
107 VDRB
GND1
106 VDRA
97 EHTO
IREF
VSC
VP1
103
111
104
114
113
112
105
102
101
100
115
110
109
108
AVL/SWO/SSIF/
P1.5/TX 1 96 REFIN/REFOUT
P1.4/RX 2 95 AUDIOIN5L
P1.2/INT2 3 94 AUDIOIN5R
VSSC3 4 93 AUDOUTSL
VDDC3 5 92 AUDOUTSR
P2.5/PWM4 6 91 DECSDEM
P2.4/PWM3 7 90 AMOUT/QSSO/AUDEEM
VSSC1/P 8 89 GND2
P3.3/ADC3 9 88 PLLIF
P3.2/ADC2 10 87 SIFAGC/DVBAGC
DECV1V8 11 86 DVBO//IFVO/FMRO
VDDC1(1.8) 12 85 DVBO/FMRO
P3.1/ADC1 13 84 VCC8V
P3.0/ADC0 14 83 AGC2SIF
P2.3/PWM2 15 82 VP2
P2.2/PWM1 16 81 SVO/IFOUT/CVBSI
P2.1/PWM0 17 80 AUDIOIN4L
P2.0/PMW 18 79 AUDIOIN4R
VDDP(3.3V) 19 78 CVBS4/Y4
P1.7/SDA 20 77 C4
P1.6/SCL 21 76 AUDIOIN2L/SSIF
P1.3/T1 22 75 AUDIOIN2R
P0.0/I2SDI1 23 74 CVBS2/Y2
P0.1/I2SDO1 24 73 AUDIOIN3L
P0.2/I2SDO2 25 72 AUDIOIN3R
P0.3/I2SCLK 26 71 CVBS3/Y3
P0.4/I2SWS 27 70 C2/C3
VSSC2 28 69 AUDOUTLSL
VDDC2 29 68 AUDOUTLSR
P1.1/T0 30 67 AUDOUTHPL
P1.O/INT1 31 66 AUDOUTHPR
INT0/P0.5 32
QFP-128 0.8 mm pitch “face down version” 65 CVBSO/PIP
VREFAD_POS 39
VP3 47
VSScomb 61
VOUT(SWO1) 53
VSSadc 34
BO 42
UIN (B/PB-2) 58
G/Y-3 50
HOUT 62
VREFAD_NEG 40
GND3 48
GNDA 37
BLKIN 45
VDDcomb 60
SVM 64
YIN(G/Y-2/CVBS/Y-X) 57
VIN(R/PR-2/C-X) 59
UOUT(INSW-2) 54
VDDA2(3.3V) 35
GO 43
FBISO/CSY 63
VREFAD 38
BCLIN 46
INSSW3 52
YSYNC 56
VDDA(1.8V) 36
RO 44
B/PB-3 49
R/PR-3 51
YOUT 55
VDDadc(1.8) 33
VDDA1(3.3V.) 41
E_14490_063.eps
160804
BLOCK DIAGRAM
INT
RESET#
I2 C CSDA
Registers
DSDA I2C ----------------
Slave CSCL
Aux Data
Logic
HDCP HDCP Block
Keys Decryption MCLK MCLKOUT
EEPROM Engine Gen
R_EXT Audio MCLKIN
Data
SCK
Decode
XOR Mode WS
Mask Logic
Control SD0
RXC± Block
PanelLink SPDIF
RX0± TMDS TM
RX1±
Digital DE
control
Core signals Video HSYNC
RX2± control Color VSYNC
signals
Space
ODCK
Converter
24 Q[23:0]
Up/Down
Sampling AnGY
Video AnRPr
30
DAC AnBPb
OMPC
SETR
PIN CONFIGURATION
MCLKOUT
MCLKIN
HSYNC
VSYNC
OGND
OGND
ODCK
SPDIF
OVCC
SDO
GND
VCC
SCK
Q14
Q15
Q16
Q17
Q18
Q19
Q23
Q20
Q21
Q22
WS
DE
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
Q13 51 25 N/C
Q12 52 24 PLLIN
Q11 53 23 PVCC2
Q10 54 22 PGND2
Q9 55 21 OVCC
OVCC 56 20 RSVDO
OGND 57 19 RSVDO
Q8 58 18 RSVDL
Q7 59 17 VCC
Q6 60 16 GND
Q5 61 15 AnBPb
Q4 62
SiI 9993 14 DACVCCB
Q3 63 100-Pin 13 DACGNDB
VCC 64 12 AnGY
65
TQFP 11 DACVCCG
GND
OGND 66 (Top View) 10 DACGNDG
OVCC 67 9 RSET
Q2 68 8 COMP
Q1 69 7 AnRPr
Q0 70 6 DACVCCR
INT 71 5 DACGNDR
RESET# 72 4 N/C
RSVDL 73 3 N/C
CSCL 74 2 DACGND
100
CSDA 75 1 DACVCC
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
AGND
AVCC
RX1-
DSDA
EXT_RES
OGND
AVCC
AGND
AGND
AVCC
AGND
AVCC
AGND
GND
VCC
RXC-
RXC+
RX0-
RX0+
RX1+
RX2-
RX2+
DSCL
PGND1
PVCC1
E_14620_149.eps
090804