Complete PDF File At: 5 Semester BE (CBCS) EC Syllabus
Complete PDF File At: 5 Semester BE (CBCS) EC Syllabus
Complete PDF File At: 5 Semester BE (CBCS) EC Syllabus
ebook file resource ecsyll5.pdf|Read online ecsyll5.pdf|Where to download ecsyll5.pdf|Read file ecsyll5.pdf
Module-3
Radix-2 FFT algorithm for the computation of DFT and IDFT–decimation-in-time and
decimation-in-frequency algorithms. Goertzel algorithm, and chirp-z transform.
Module-4
Structure for IIR Systems: Direct form, Cascade form, Parallel form structures.
IIR filter design: Characteristics of commonly used analog filter – Butterworth and
Chebyshev filters, analog to analog frequency transformations.
Design of IIR Filters from analog filter using Butterworth filter: Impulse invariance, Bilinear
transformation.
Module-5
Structure for FIR Systems: Direct form, Linear Phase, Frequency sampling structure,
Lattice structure.
FIR filter design: Introduction to FIR filters, design of FIR filters using - Rectangular,
Hamming, Hanning and Bartlett windows.
module.
Each full question will have sub questions covering all the topics under a module
The students will have to answer 5 full questions, selecting one full question from
each module
Text Book:
1. Digital signal processing – Principles Algorithms & Applications, Proakis &
Monalakis, Pearson education, 4th Edition, New Delhi, 2007.
Reference Books:
1. Discrete Time Signal Processing, Oppenheim & Schaffer, PHI, 2003.
2. Digital Signal Processing, S. K. Mitra, Tata Mc-Graw Hill, 3rd Edition, 2010.
3. Digital Signal Processing, Lee Tan: Elsevier publications, 2007.
PDF ebook file resource ecsyll5.pdf|Read online ecsyll5.pdf|Where to download ecsyll5.pdf|Read file ecsyll5.pdf
Verilog HDL
B.E., V Semester, Electronics & Communication Engineering/
Telecommunication Engineering
[As per Choice Based Credit System (CBCS) scheme]
Module-2
Basic Concepts
Lexical conventions, data types, system tasks, compiler directives. (Text1)
Modules and Ports
Module definition, port declaration, connecting ports, hierarchical name referencing.
(Text1)
Module-3
Gate-Level Modeling
Modeling using basic Verilog gate primitives, description of and/or and buf/not type
gates, rise, fall and turn-off delays, min, max, and typical delays. (Text1)
Dataflow Modeling
Continuous assignments, delay specification, expressions, operators, operands,
operator types. (Text1)
Module-4
Behavioral Modeling
Structured procedures, initial and always, blocking and non-blocking statements,
delay control, generate statement, event control, conditional statements, Multiway
branching, loops, sequential and parallel blocks. (Text1)
Module-5
Introduction to VHDL
Introduction: Why use VHDL?, Shortcomings, Using VHDL for Design Synthesis,
Design tool flow, Font conventions.
PDF ebook file resource ecsyll5.pdf|Read online ecsyll5.pdf|Where to download ecsyll5.pdf|Read file ecsyll5.pdf