Si8751/52 Data Sheet: Isolated FET Driver With Pin Control or Diode Emulator Inputs
Si8751/52 Data Sheet: Isolated FET Driver With Pin Control or Diode Emulator Inputs
The Si875x is qualified to the AEC-Q100 standard, making it suitable for automotive applica- • Motor Controls
tions. Further, its 2.5 KVrms isolation rating forms the basis for full certification to UL, CSA,
• Valve Controls
VDE, and CQC.
• HVAC Relays
Applications include mechanical relay, photo switch, or SSR replacement in motor control, • HEV/EV Automotive Charging
valve control, HVAC relay, automotive, charging, battery monitoring, ac mains line switch- • Battery Monitoring
ing, and more.
• AC Mains Line Switching
The Si8751 and Si8752 come in ROHS-compliant SOIC-8 packaging, providing a compact,
industry-standard footprint and generous margin to creepage and clearance requirements.
1. Ordering Guide
Ordering Part Number1, Input Support Package Temperature Range (Ambient) Isolation Rating (kVrms)
2
Note:
1. "Si" and "SI" are used interchangeably.
2. Add an “R” at the end of the device to denote tape and reel option
2. System Overview
VDD
CMOS Isolation
Receiver
IN GATE
SOURCE
GND
MCAP2
ANODE
MCAP1
Signal & Power Transmitter
CMOS Isolation
Receiver
e GATE
SOURCE
CATHODE MCAP2
The operation of an Si875x channel is analogous to that of an optocoupler and gate driver, except an RF carrier is modulated instead of
light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A
simplified block diagram for a single Si875x channel is shown in the figure below.
Transmitter Receiver
Semiconductor-
A MODULATOR Based Isolation DEMODULATOR B
Barrier
RF OSCILLATOR
A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the
Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that
decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying
scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to
magnetic fields. See figure below for more details.
Input Signal
Modulation Signal
Output Signal
VDD IN Gate
Powered H H
Powered L L
Unpowered X L
> If(TH) H
< If(TH) L
The Si8751 requires a 0.1 µF bypass capacitor between VDD and GND. The capacitor should be placed as close as possible to the
package. To enhance the robustness of a design, the user may also include a 1 µf capacitor for bulk decoupling as well as a resistor
(50–300 Ω) in series with the input if the system is excessively noisy.
The Si8751 provides a pin to control how much current is consumed by the supply when the input pin is logic high. The more current
consumed by the input supply, the faster the output can turn on the external FET. This allows the application designer to optimize the
tradeoff between power consumption and switching time.
Typically, this pin is connected to the supply ground through a resistor. The greater the value of the resistor, the less current is con-
sumed by the input supply. Values can range from 0 Ω (shorted to ground) to open (TT not connected).
In addition to a resistor, a capacitor, typically 0.1 µf, can be placed in parallel to the resistor. This allows the device to draw more current
to switch the external FET on quickly yet draw less supply current in the steady state. Total power over time is reduced while maintain-
ing fast switching of the FET.
MCAP1 Current
TT
CMOS Isolation
Receiver
Figure 2.5. Si8751 TT Example Figure 2.6. Drive Current vs. Time Using TT with Capacitor
The Si8752 uses input current to achieve the development of power across the isolation barrier. Therefore, the more current provided to
the input, the more power is developed on the isolated side of the device. This translates into a faster turn on time of the external FET.
This benefit is limited to an input current of about 15 mA. Beyond that, increasing the input current has little effect on the switching time
of the external FET.
The output of the Si875x device develops a positive voltage on the GATE pin with respect to the SOURCE pin. This voltage is used to
turn on a typical field effect transistor (FET). Because power is transmitted across the isolation barrier, no isolated supply is required.
This can be used to drive a FET configured as a switch for a dc load. It can also be used to drive a pair of FETs configured as a switch
for an ac load. See 3. Applications.
The Si875x devices provide a clamping device to prevent unintended turn on of the external FET when a high dV/dt is present on the
FET’s drain. To use this feature, a capacitor is connected between the drain(s) of the FET(s) and one of the MCAPx inputs. A sudden,
positive slope on this pin will cause the clamp device within the Si875x to activate and provide a low impedance path between the gate
and source pins. This will prevent the FET from being unintentionally turned on.
The Si875x device provides two miller clamp input pins. This allows for both FET’s to be protected from unintended turn on when the
device is used in an AC switch configuration. In this case each drain is connected to an MCAPx input through a capacitor.
Connection to a MCAPx pin, and use of the Miller Clamp feature, is optional. The device will function as expected if these pins are left
unconnected.
The recommended value of the capacitor used to connect the drain of the external FET to the Si875x device is typically 10 pf. If the
application has a very large dV/dt and the clamp is not adequately keeping the external FET off, then this capacitor value can be in-
creased up to 100 pf. The voltage rating of the capacitor should be greater than or equal to the peak voltage expected at the drain of
the FET. The relationship of the capacitor and the dV/dt is governed by the equation: C = IMC/(dV/dt); where: IMC is the Miller Clamp
input current (6mA max, as specified in Electrical Tables), and dV/dt is the expected slew rate.
3. Applications
The following examples illustrate typical circuit configurations using the Si8751/52.
The Si875x device can be used to control a dc load as shown in the following figure:
VDC
VDD
TT
CMOS Isolation
Receiver
GATE
IN
SOURCE
GND DC Load
MCAP2
Figure 3.1. Driving an FET for DC Load Including Miller Clamp Capacitor
In this configuration, the Si8751 charges the gate of the external FET; turning it on. This switches on power, supplied by VDC, to the
load. The output side circuitry is identical if using the Si8752.
The Si875x can be used to control power to an ac load using the following circuit:
VDD AC Load
Signal & Power Transmitter
MCAP1
TT
CMOS Isolation
AC
Receiver
Supply
IN
GATE
SOURCE
GND
MCAP2
In this configuration, both FET’s are turned on by the charge delivered by the Si8751. This allows ac current to flow to the load. When
the Si875x is turned off, charge is drained form the gates of both FET’s and the ac current is turned off. The output side circuitry is
identical if using the Si8752.
4. Electrical Specifications
• Automotive: VDD=2.25 to 5.5V; GND=0V; TA=-40 to +125ºC; typical specs at 25ºC; TJ=-40 to +150ºC
• Industrial: VDD=2.25 to 5.5V; GND=0V; TA=-40 to +105ºC; typical specs at 25ºC; TJ=-40 to +150ºC
Si8751 Only
Input Side
Driver Side
IN = VDD, TT = 10 kΩ 9 10.8 13 V
TT = 10 kΩ — 58 170 µs
TT = 10 kΩ — 130 260 µs
Si8752 Only
Input Side
Forward Voltage (ON) VF(ON) 1 mA < IF < 10 mA, measured ANODE with re- 1.8 — 2.35 V
spect to cathode
Driver Side
IF = 10 mA 8 10.3 13 V
IF = 30 mA 8 10.9 13 V
IF = 10 mA — 194 300 kΩ
IF = 30 mA — 168 290 kΩ
IF = 10 mA — 41 125 µs
IF = 30 mA — 36 90 µs
IF = 10 mA — 94 190 µs
IF = 30 mA — 82 180 µs
IN = 0 V (Si8751)
Note:
1. All measurements use 100 pF gate capacitance load unless specified.
Si8751
VDD GATE
Isolated + IN MCAP1
Supply - TT MCAP2
GND SOURCE
Oscilloscope
Isolated
Ground High-Voltage
High-Voltage Surge Differential
Generator Probe
CSA
The Si875x is certified under CSA Component Acceptance Notice 5A. For more details, see Master Contract Number 232873.
60950-1: Up to 125 VRMS reinforced insulation working voltage; up to 600 VRMS basic insulation working voltage.
VDE
The Si875x is certified according to VDE 0884-10. For more details, see Certificate 40018443.
UL
The Si875x is certified under UL1577 component recognition program. For more details, see File E257455.
CQC
The Si875x is certified under GB4943.1-2011. For more details, see Certificate CQC17001177960.
Rated up to 125 VRMS reinforced insulation working voltage; up to 600 VRMS basic insulation working voltage.
1. Regulatory Certifications apply to 2.5 kVRMS rated devices which are production tested to 3.0 kVRMS for 1 sec.
2. For more information, see 1. Ordering Guide.
(Clearance)
(Creepage)
(Internal Clearance)
(Input-Output)1
(Input-Output)1
Notes:
1. To determine resistance and capacitance, the Si875x is converted into a 2-terminal device. All pins on side 1 are shorted to cre-
ate terminal 1, and all pins on side 2 are shorted to create terminal 2. The parameters are then measured between these two
terminals.
2. Measured from input pin to ground.
Surge Voltage VIOSM Tested per IEC 60065 with surge Vpeak
voltage of 1.2 µs/50 µs 3077
Pollution Degree 2
Note:
1. Maintenance of the safety data is ensured by protective circuits. The Si875x provides a climate classification of 40/125/21.
TJ = 150 °C,
TA = 25 °C
VDD = 3.63 V,
TJ = 150 °C,
TA = 25 °C
VDD = 2.75 V,
TJ = 150 °C,
TA = 25 °C
TJ = 150 °C,
TA = 25 °C
TJ = 150 °C,
TA = 25 °C
Note:
1. Maximum value allowed in the event of a failure. Refer to the thermal derating curves below.
Figure 4.2. Thermal Derating Curve for Safety Limiting Current (Si8751)
Figure 4.3. Thermal Derating Curve for Safety Limiting Current (Si8752)
Voltage on any input side pin with respect to ground (pin VIO –0.5 VDD + 0.5 V
4, Si8751 only)
SOIC-8
Note:
1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to
the conditions specified in the operational sections of this data sheet.
Figure 4.4. Si8751 Typical Gate Voltage vs. Temperature Figure 4.5. Si8752 Typical Gate Voltage vs. Temperature
and TT and Anode Current
Figure 4.6. Si8751 Typical Turn-On Time vs. Temperature Figure 4.7. Si8752 Typical Turn-On Time vs. Temperature
and TT with 100 pF Load (50% of Output) and Anode Current with 100 pF Load (50% of Output)
Figure 4.8. Si8751 Typical Turn-On Time vs. Temperature Figure 4.9. Si8752 Typical Turn-On Time vs. Temperature
and TT with 100 pF Load (90% of Output) and Anode Current with 100 pF Load (90% of Output)
Figure 4.10. Si8751 Typical Turn-On Time vs. Capacitance Figure 4.11. Si8752 Typical Turn-On Time vs. Capacitance
and TT (50% of Output) and Anode Current (50% of Output)
Figure 4.12. Si8751 Typical Turn-On Time vs. Capacitance Figure 4.13. Si8752 Typical Turn-On Time vs. Capacitance
and TT (90% of Output) and Anode Current (90% of Output)
5. Pin Descriptions
VDD 1 8 GATE
TT 2 7 MCAP1
Si8751
IN 3 6 MCAP2
GND 4 5 SOURCE
Figure 5.1. Pin Assignments Si8751
NC 1 8 GATE
ANODE 2 7 MCAP1
Si8752
NC 3 6 MCAP2
CATHODE 4 5 SOURCE
Figure 5.2. Pin Assignments Si8752
1 NC No Connect
3 NC No Connect
6. Package Outlines
The figure below illustrates the package details for the Si875x in an 8-pin narrow-body SOIC package. The table below lists the values
for the dimensions shown in the illustration.
Symbol Millimeters
Min Max
A 1.35 1.75
A1 0.10 0.25
B 0.33 0.51
C 0.19 0.25
D 4.80 5.00
E 3.80 4.00
e 1.27 BSC
H 5.80 6.20
h 0.25 0.50
L 0.40 1.27
α 0° 8°
7. Land Patterns
The figure below illustrates the recommended land pattern details for the Si875x in an 8-pin narrow-body SOIC. The table below lists
the values for the dimensions shown in the illustration.
Notes:
1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).
2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.
8. Top Markings
A: Reserved
Line 2 Marking: TTTTTT = Mfg code Manufacturing Code from Assembly Purchase Order form.
Line 3 Marking: YY = Year Assigned by the Assembly House. Corresponds to the year and
workweek of the mold date.
WW = Work week
9. Revision History
• Initial revision.
3. Applications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1 DC SSR Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.2 AC SSR Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
4.1 Test Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
4.2 Regulatory Information . . . . . . . . . . . . . . . . . . . . . . . . . . .10
4.3 Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . .16
5. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
5.1 Si8751 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . .19
5.2 Si8752 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . .20
6. Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
6.1 Package Outline: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . .21
7. Land Patterns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
7.1 Land Pattern: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . .23
8. Top Markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
8.1 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . .24
9. Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table of Contents 26
Smart.
Connected.
Energy-Friendly.
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes
without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included
information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted
hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of
Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant
personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass
destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®,
EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered
trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other
products or brand names mentioned herein are trademarks of their respective holders.
http://www.silabs.com