EC6009 Unit 5 IQ
EC6009 Unit 5 IQ
EC6009 Unit 5 IQ
net
UNIT-V
PART-A
1. What is cache miss and cache hit?
Cache Miss: When the CPU finds a requested data item in the cache, it is called cache miss.
Cache Hit: When the CPU finds a requested data item is available in the cache, it is called cache
hit.
5. What is stripping?
Spreading multiple data over multiple disks is called stripping, which automatically forces
accesses to several disks.
Disks in the configuration are mirrored or copied to another disk. With this arrangement data on
the failed disks can be replaced by reading it from the other mirrored disks.
Drawback: writing onto the disk is slower since the disks are not synchronized, seek time will be
different.
It imposes 50% space penalty hence expensive.
I/O buses – these buses are lengthy and have any types of devices connected to it. CPU memory
buses – They are short and generally of high speed.
12. What is bus master?
Bus master are devices that can initiate the read or write transaction.
Eg. Processor – processor are always has the bus mastership.
It offers higher bandwidth by using packets, as opposed to holding the bus for full transaction.
The idea behind this is to split the bus into request and replies, so that the bus can be used in the
time between request and the reply.
PART B
1. Explain in detail about the vaious optimization techniques for improving the cache
performance. (16)
Cache performance
There are 17 cache optimizations into four categories:
First Miss Penalty Reduction Technique: Multi-Level Caches
Second Miss Penalty Reduction Technique: Critical Word First and Early Restart Third Miss Penalty
Reduction Technique: Giving Priority to Read Misses over Writes
Fourth Miss Penalty Reduction Technique: Merging Write Buffer Fifth Miss Penalty Reduction
Technique: Victim Caches
First Miss Rate Reduction Technique: Larger Block Size Second Miss Rate Reduction Technique: Larger
caches Miss Rate Reduction Technique: Higher Associativity
Fourth Miss Rate Reduction Technique: Way Prediction and Pseudo-Associative Caches
Fifth Miss Rate Reduction Technique: Compiler Optimizations