UMFT201XA USB To I2C Development Module
UMFT201XA USB To I2C Development Module
UMFT201XA USB To I2C Development Module
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
Future Technology
Devices International
Ltd
Datasheet
UMFT201XA USB to I2C
Development Module
The UMFT201XA is a development module The UMFT201XA utilises the FTDI FT201XQ; all
for FTDI‟s FT201XQ, one of the devices from the features of the FT201X can be utilized with
FTDI‟s range of USB interface bridging the UMFT201XA. For a full list of the FT201X‟s
integrated circuit devices. FT201X is a USB features please see the FT201X datasheet
to I2C interface with a battery charger which can be found by clicking here.
detection feature, which can allow batteries In addition to the features listed in the FT201X
to be charged with a higher current from a datasheet, the UMFT201XA has the following
dedicated charger port (without the FT201X features:
being enumerated). In addition,
asynchronous and synchronous bit bang Small PCB assembly module designed to fit
interface modes are available. The internally a standard 7.62mm (0.3”) wide 16 pin DIP
generated clock (6MHz, 12MHz and 24MHz) socket. Pins are on a 2.54mm (0.1”) pitch.
can be brought out on one of the CBUS pins
to be used to drive a microprocessor or On board USB „mini-B‟ socket allows
external logic. module to be connected to a PC or USB
host via a standard A to mini-B USB cable.
The UMFT201XA is a module which is
designed to plug into a standard 0.3” wide Functionally configurable using solder links.
16 pin DIP socket. All components used, The default solder links setup enables the
including the FT201XQ are Pb-free (RoHS module to function without peripheral wires
compliant). or application board. Other configurations
enable external power supply options and
variation of logic reference levels.
Use of FTDI devices in life support and/or safety applications is entirely at the user‟s risk, and the user agrees
to defend, indemnify and hold harmless FTDI from any and all damages, claims, suits or expense resulting
from such use.
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
Table of Contents
1 Introduction ................................................................................... 1
1.1 Features ........................................................................................................ 1
2
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
2 Driver Support
Royalty-Free VIRTUAL COM PORT (VCP) Royalty-Free D2XX Direct Drivers (USB Drivers +
DRIVERS for: DLL S/W Interface):
Windows 7 32,64-bit Windows 7 32,64-bit
Windows Vista Windows Vista
Windows XP 32,64-bit Windows XP 32,64-bit
Windows XP Embedded Windows XP Embedded
Windows CE.NET 4.2 , 5.0 and 6.0 Windows CE.NET 4.2, 5.0 and 6.0
MAC OS OS-X MAC OS OS-X
Linux 3.0 and greater Linux 3.0 and greater
Android Android
The drivers listed above are all available to download for free from www.ftdichip.com. Various 3rd Party
Drivers are also available for various other operating systems - visit www.ftdichip.com for details.
3
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
VBUS 3V3OUT
VCC VCCIO
CBUS3 RESET#
CBUS2 CBUS4
CBUS1 CBUS5
CBUS0 SDA
Figure 4 illustrates the signals available on the DIL pins. The LHS shows the pinout when the module is
viewed from the bottom. The RHS shows what signals are available (on the pins below) when viewed
from the top. The pins do not go completely through the PCB.
4
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
J1-1,
GND PWR Module Ground Supply Pins
J2-8
3.3V output from integrated LDO regulator. This pin is decoupled with a 100nF
Power capacitor to ground on the PCB module. The prime purpose of this pin is to provide
J1-2 3V3OUT
Output the 3.3V supply that can be used internally. For power supply configuration details
see section 5.
Power +1.8V to +3.3V supply to the I2C Interface and CBUS I/O pins. For power supply
J1-3 VCCIO
Input configuration details see section 5.
FT201X active low reset line. Configured with an on board pull-up and recommended
J1-4 RESET# Input filter capacitor. When no power is applied to the USB bus, reset will be held low, this
prevents current from flowing to the host or hub when in self-powered mode.
Configurable CBUS I/O Pin. Function of this pin is configured in the IC‟s internal MTP
J1-5 CBUS4 Input
ROM. See CBUS Signal Options, Table 4.2.
Configurable CBUS I/O Pin. Function of this pin is configured in the IC‟s internal MTP
J1-6 CBUS5 Output
ROM. See CBUS signal options,Table 4.2.
J1-7 SDA I/O I2C bi-directional data line with recommended 1K pull-up.
J2-1 SLD GND USB Cable Shield. Connected to GND via a 0ohm resistor.
5V Power output from the USB bus. For a low power USB bus powered design, up to
100mA can be sourced from the 5V supply and applied to the USB bus. A maximum
Power
J2-2 VBUS of 500mA can be sourced from the USB bus in a high power USB bus powered design.
Output
Currents up to 1A can be sourced from a dedicated charger and applied to the USB
bus.
Power
J2-3 VCC 5V power input for FT201X. For power supply configuration details see section 5.
Input
Configurable CBUS I/O Pin. Function of this pin is configured in the IC‟s internal MTP
J2-4 CBUS3 I/O
ROM. See CBUS signal options, Table 4.2.
Configurable CBUS I/O Pin. Function of this pin is configured in the IC‟s internal MTP
J2-5 CBUS2 I/O
ROM. See CBUS signal options,Table 4.2.
Configurable CBUS I/O Pin. Function of this pin is configured in the IC‟s internal MTP
J2-6 CBUS1 I/O
ROM. See CBUS signal options, Table 4.2.
Configurable CBUS I/O Pin. Function of this pin is configured in the IC‟s internal MTP
J2-7 CBUS0 I/O
ROM. See CBUS signal options, Table 4.2.
Table 4.1 – Module PinOut Description
5
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
The following options can be configured on the CBUS I/O pins. These options are all configured in the
internal MTP ROM using the utility software FT_PROG, which can be downloaded from the
www.ftdichip.com. The default configuration is described in Section 9.
Available On CBUS
CBUS Signal Option Description
Pin
Output is low after the device has been configured by USB, then
high during USB suspend mode. This output can be used to control
power to external logic P-Channel logic level MOSFET switch.
PWREN# CBUS0 - CBUS5 NOTE: This function is driven by an open-drain to ground with no
internal pull-up, this is specially designed to aid battery charging
applications. UMFT201XE connects an on-board 47K pull-up on each
CBUS and DBUS signal.
CBUS0 - CBUS5 Transmit data LED drive – pulses low when transmitting data via
TXLED#
USB.
RXLED# CBUS0 - CBUS5 Receive data LED drive – pulses low when receiving data via USB.
TX&RXLED# CBUS0 - CBUS5 LED drive – pulses low when transmitting or receiving data via USB.
Goes low during USB suspend mode. Typically used to power down
SLEEP# CBUS0 - CBUS5 an external TTL to RS232 level converter IC in USB to RS232
converter designs.
BitBang_WR# CBUS0 - CBUS5 Synchronous and asynchronous bit bang mode WR# strobe output.
BitBang_RD# CBUS0 - CBUS5 Synchronous and asynchronous bit bang mode RD# strobe output.
CBUS0 - CBUS5 Receive buffer full, used to indicate to I2C master device status of
I2C_RXF
FT201X receive buffer
Time_Stamp CBUS0 - CBUS5 Toggle signal which changes state each time a USB SOF is received
Keep_Awake# CBUS0 - CBUS5 Active Low input, prevents the chip from going into suspend.
Table 4.2 – CBUS Signal Options
**When in USB suspend mode the outputs clocks are also suspended.
6
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
5 Module Configurations
Solder
Setting Status Description
Link No.
Connects internal 3.3V regulator to VCCIO. This restricts signal drive to only 3.3V
JP1 Shorted Default
level signals.
Disconnects internal 3.3V regulator connection to VCCIO. This mode allows for the
Non- supply of 1.8V-3.3V power from an external power supply, thus allows the
JP1 Opened
Default processing of signals with logic levels between 1.8V and 3.3V. VCCIO can be
adjusted to match the interface requirements of external circuitry.
Table 5.1 – Solder Links JP1 Pin Description
Solder
Setting Status Description
Link No.
JP2 Shorted Default Connects VBUS to VCC. This mode is known as “USB-Powered” mode.
Non- Disconnects VBUS to VCC. This allows the supply of power from an external power
JP2 Opened
Default supply. This mode is known as “Self-Powered” mode.
Table 5.2 – Solder Links JP2 Pin Description
Note: There should never be more than one power output supplied to the same net. Failure to properly
remove solder from JP1 and JP2 can cause a direct short between two different power supplies (when a
self-powered set-up is applied and the USB bus is connected) resulting in damage to the UMFT201XA
module and the target circuit.
The UMFT201XA has two solder links fixed to the top side of the PCB. These solder link can be adjusted
by removing the solder linking the two PADs to produce an open or by placing a solder bridge to produce
a short.
By default the UMFT201XA has both solder links shorting their pads. To allow for enhanced flexibility of
this module remove both solder links and wire the header pins according to the power setup required.
7
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
GND
Alternative Alternative
connection connection
VCCIO VCC
Current Flow
3V3OUT VBUS
GND
A bus powered configuration draws its power from the USB host/hub. The UMFT201XA is configured by
default to be in bus powered mode.
Figure 5.1 illustrates the UMFT201XA module in a typical USB bus powered design configuration. By
default, solder bridge connections link VCCIO to 3V3OUT, and VCC to VBUS. (Note that Figure 5.1 is for
illustration only and that the pins do not actually go all the way through the PCB)
For a bus power configuration power is supplied from the USB VBUS:
+5V VBUS power is sourced from the USB bus and is connected to the FT201X power input (VCC)
+3.3V power is sourced from the FT201X‟s voltage regulator output and is connected to the FT201X IO
port‟s power input (VCCIO).
Interfacing the UMFT201XA module to a microcontroller (MCU), or other logic devices for bus powered
configuration is done in exactly the same way as a self-powered configuration (see Section 5.3), except
that it is possible for the MCU or external device to take its power supply from the USB bus (either the 5V
from the USB pin, or 3.3V from the 3V3OUT pin).
8
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
VIO
SCL SCL
SDA SDA
MCU
VCCIO VCC
3V3OUT VBUS
GND
A self-powered configuration operates on the principle of drawing power from an external power supply,
as oppose to drawing power from the USB host. In this configuration no current is drawn from the USB
bus.
Figure 5.2 illustrates the UMFT201XA in a typical USB self-powered configuration. In this case the solder
link connection of JP1 is removed, which allows 5V power to be supplied to the module VCC pins from an
external source. VCCIO can to be powered from 3V3OUT or the VCC of an external source. (Note that
Figure 5.2 is for illustration only and that the pins do not actually go all the way through the PCB)
For a self-powered configuration, it is necessary to prevent current from flowing back to the USB data
lines when the connected USB host or hub has powered down. To carry out this function the UMFT201XA
uses an on-board voltage divider network connected to the USB power bus and RESET# pin. This
operates on the principle that when no power is supplied to the VBUS line, the FT201X will automatically
be held in reset by a weak pull-down, when power is applied the voltage divider will apply a weak 3.3V
pull-up. Driving a level to the RESET# pin of the UMFT201XA will override the effect of this voltage
divider. When the FT201X is in reset the USB DP signal pull-up resistor connected to the data lines is
disconnected and no current can flow down the USB lines.
An example of interfacing the FT201X with a Microcontroller‟s I2C interface is also illustrated in Figure
5.2.
9
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
5V
P-Channel Power
MOSFET
VCC s d
SCL SCL 0.1uF 0.1uF
10K
g
SDA SDA
Soft
CBUSx Start
PWREN# Circuit
1K
MCU
VCCIO VCC
3V3OUT VBUS
GND
USB bus powered mode is introduced in Section 5.3. This section describes how to use bus-powered
mode with a power switch.
USB bus powered circuits are required by USB compliance standards to consume less than 2.5mA (and
less than 100mA when not enumerated and not suspended) when connected to a host or hub in USB
suspend mode. The PWREN# CBUS function can be used to remove power from external circuitry
whenever the FT201X is not enumerated. (Note: It is impossible to be in suspended mode when
enumerated.) (Note that Figure 5.3 is for illustration only and that the pins do not actually go all the way
through the PCB)
To implement a power switch using PWREN#, configure a P-Channel Power MOSFET to have a soft start
by fitting a 10K pull-up, a 1K series resistor and a 100nF cap as shown in Figure 5.3.
Connecting the source of the P-Channel MOSFET to 3V3OUT instead of VBUS can allow external logic to
source 3.3V power from the FT201X without breaking USB compliancy. In this setup it is important that
the VCCIO is not sourced from the drain of this MOSFET, this is because the power used to drive the gate
of this transistor is sourced from VCCIO. VCCIO should be connected directly to 3V3OUT for this setup to
function effectively. It is also important that the external logic must and IO core of the FT201X must not
draw more that 50mA, this is because the current limit of the internal 3.3V regulator is 50mA.
10
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
SCL SCL
SDA SDA
MCU
VCCIO VCC
3V3OUT VBUS
GND
The FT201X can process signals at CMOS/TTL logic levels in the range of 1.8V to 3.3V. This section
describes how to utilise this feature.
Figure 5.4 shows a configuration where the FT201X is interfaced to a device with IOs operating in the
range of 1.8V - 3.3V. The IO ports of this module need to be powered with a voltage level that is equal to
the level of the signals it is processing. Since the FT201X‟s embedded voltage regulator only outputs 3V3
the IO ports will need to be powered from another power source when operating at voltage levels other
than 3.3V.
By default, a short is present between 3V3OUT (embedded voltage regulator) and VCCIO (IO port‟s
power input) by solder links JP1. If an external power supply is used to power the IO ports this solder
links needs to be open. This can be done by removing the solder linking the two pads of the solder links.
The configuration described in this section can be implemented in either bus-powered mode or self-
powered mode.
Note 1: The CBUS and DBUS pins are 5V tolerant; however these signals cannot drive signals at 5V
TTL/CMOS. VCCIO is not 5V tolerant; applying 5V to VCCIO will damage the chip.
Note 2: If power is applied to VCCIO and no power is applied to VCC all IOs will be at an unknown state,
this however will not damage the chip. The FT201X also has protective circuitry to prevent the chip being
damaged by a voltage discrepancy between VCCIO and the level of the signal being processed.
Note 3: When using VCCIO less than 3V3 on a chip from FTDI‟s X-chip range, it is recommended to use
pull up resistors (47K) to VCCIO on the data lines, all of the UMFT2xxXA devices include an on-board
pull-up for these lines.
11
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
Vcc = 3.3V
Vcc = 3.3V
SCL SCL
SDA SDA
MCU
VCCIO VCC
3V3OUT VBUS
GND
The FT201X can be powered from a single 3.3V supply. This feature is an alternative to having the
FT201X powered at 5V in standard self-powered configuration.
The 3.3V Self Powered configuration is illustrated in Figure 5.5. Note that the 3.3V input is connected to
VCC, VCCIO and 3V3OUT.
(Note that Figure 5.5 is for illustration only and that the pins do not actually go all the way through the
PCB)
The FT201X contains an embedded MTP ROM. This can be used to configure the functions of each CBUS
pin, the current drive on each signal pin, current limit for the USB bus and the other descriptors of the
device. For details on using the MTP ROM/EEPROM programming utility FT_PROG, please see the
FT_PROG User Guide and the FT201X datasheet.
When programming the MTP ROM please note:
i) One of the CBUS Pins can be configured as PWREN# in the internal MTP ROM. This can be used to
switch the power supply to the external circuitry.
ii) The Max Bus Power setting of the MTP ROM should specify the maximum current to be drawn from
the USB host/hub when enumerated. For high-powered USB devices the current limit when
enumerated is between 100mA and 500mA, for low-powered USB devices the current limit is
100mA.
12
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
6 Module Dimensions
28.32 2.54
2.4
12.2
7.62
7.6
30.2
2.2
5.6*
13
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
14
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
Enabling this option will make the device pull down on the
Pull down I/O Pins in USB
Disabled I2C interface lines when the power is shut off (PWREN# is
Suspend
high).
Taking RI# low will wake up the USB host controller from
Remote Wake Up Enabled
suspend.
High Current I/Os Disabled Enables the high drive level on the I2C and CBUS I/O pins.
Makes the device load the CVP driver interface for the
Load VCP Driver Enabled
device.
CBUS0 GPIO
CBUS1 GPIO
CBUS2 GPIO
CBUS3 GPIO
CBUS4 Tristate
CBUS5 Tristate
Table 8.1 – Default Internal MTP ROM Configuration
The internal MTP ROM in the FT201X can be programmed over USB using the utility program FT_PROG.
FT_PROG can be downloaded from the www.ftdichip.com. Users who do not have their own USB vendor
ID but who would like to use a unique Product ID in their design can apply to FTDI for a free block of
unique PIDs. Contact FTDI Support ([email protected]) for this service, also see TN_100 and
TN_101.
15
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
9 Contact Information
Future Technology Devices International Limited Future Technology Devices International Limited (USA)
Unit 1, 2 Seaward Place, Centurion Business Park 7235 NW Evergreen Parkway, Suite 600
Glasgow G41 1HH Hillsboro, OR 97123-5803
United Kingdom USA
Tel: +44 (0) 141 429 2777 Tel: +1 (503) 547 0988
Fax: +44 (0) 141 429 2758 Fax: +1 (503) 547 0987
Future Technology Devices International Limited (Taiwan) Future Technology Devices International Limited (China)
2F, No. 516, Sec. 1, NeiHu Road Room 1103, No. 666 West Huaihai Road,
Taipei 114 Shanghai, 200052
Taiwan , R.O.C. China
Tel: +886 (0) 2 8791 3570 Tel: +86 (0)21 6235 1596
Fax: +886 (0) 2 8791 3576 Fax: +86 (0)21 6235 1595
Web Site
http://ftdichip.com
System and equipment manufacturers and designers are responsible to ensure that their systems, and any Future Technology Devices International Ltd
(FTDI) devices incorporated in their systems, meet all applicable safety, regulatory and system-level performance requirements. All application-related
information in this document (including application descriptions, suggested FTDI devices and other materials) is provided for reference only. While FTDI
has taken care to assure it is accurate, this information is subject to customer confirmation, and FTDI disclaims all liability for system designs and for any
applications assistance provided by FTDI. Use of FTDI devices in life support and/or safety applications is entirely at the user’s risk, and the user agrees to
defend, indemnify and hold harmless FTDI from any and all damages, claims, suits or expense resulting from such use. This document is subject to change
without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Neither the whole nor any part
of the information contained in, or the product described in this document, may be adapted or reproduced in any material or electronic form without the prior
written consent of the copyright holder. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow G41
1HH, United Kingdom. Scotland Registered Company Number: SC136640
16
Copyright © 2012 Future Technology Devices International Limited
UMFT201XA Datasheet
Version 1.1
Document Reference No.: FT_000516 Clearance No.: FTDI# 266
List of Tables
Table 4.1 – Module PinOut Description ......................................................................................................... 5
Table 4.2 – CBUS Signal Options ................................................................................................................... 6
Table 5.1 – Solder Links JP1 Pin Description ............................................................................................... 7
Table 5.2 – Solder Links JP2 Pin Description ............................................................................................... 7
Table 8.1 – Default Internal MTP ROM Configuration ................................................................................ 15