MCS 012 June2010 June2023
MCS 012 June2010 June2023
MCS 012 June2010 June2023
o m
c
MCS-012 : COMPUTER ORGANISATION &
ASSEMBLY LANGUAGE PROGRAMMING
u .
Time : 3 hours
u r
Maximum Marks : 100
tG
(Weightage 75%)
en
Note : Question no. 1 is compulsory and carries 40 marks.
Attempt any three questions from the rest.
n m
g
1. (a) How does the cache memory improve the 5
s i
overall processing speed of a computer
s
system ? Explain.
G
the occurance of an interrupt ?
m
the instructions in this machine have one
o
register and one memory operand.
Draw a block diagram to illustrate the
u . c
r
operation of micro - programmed control
u
unit.
tG
Explain the differences between FAR and 5
en
NEAR procedures with the help of an
example each.
m
Write a program in 8086 assembly language 5
n
that reverses a string stored in the data
g
segment.
s i
2.
A s
(a) Explain the working of JK flip flop with the 10
U
help of suitable diagrams. Discuss its
O
application in designing of a synchronous
counter.
MCS-012 2
3. (a) What are the various addressing schemes 9
used for memory references ? Give an
example of each.
o m
. c
precision IEEE 754 format/ standard.
r u
(d) Explain the functioning of a DMA controller 4
u
with the help of a suitable diagram.
t G
n
4. (a) What is a segment in 8086 microprocessor ? 5
e
Can these segments overlap ? Explain. What
m
are the default pointers to these segments ?
i g n
Explain any two cache mapping schemes
with the help of suitable diagrams.
8
A
to implement the following nested
U
loop :
NO for (i =1 to 10)
IG for (j =1 to 10)
add 1 to Ax.
MCS-012 3 P.T.O.
5. Explain the following with the help of suitable 20
example/diagram if needed.
Instruction cycle
Quine Mckluskey method
RISC and CISC Architecture
o m
. c
Register Transfer Micro operations
u
(e) Liquid Crystal Displays (LCDS)
u r
t G
en
n m
si g
As
OU
G N
I
MCS-012 4
IG
NO
UA
ss
ign
me
ntG
uru
.co
m
IG
NO
UA
ss
ign
me
ntG
uru
.co
m
IG
NO
UA
ss
ign
me
ntG
uru
.co
m
No. of Printed Pages : 3 MCS-012
m
MCA (Revised)
.co
Term-End Examination
tr)
cNI June, 2011
0
,--. MCS-012 : COMPUTER ORGANISATION &
uru
ASSEMBLY LANGUAGE PROGRAMMING
tG (Weightage 75%)
Note : Question no. 1 is compulsory and carries 40 marks.
en
Attempt any three questions from the rest.
(i) DAA
(ii) PUSH
(iii) LDS
IGN
(iv) STD
(v) XCHG
MCS-012 1 P.T.O.
(d) Explain the DMA. How it has advantage 8
m
over Interrupt driven and programmed
I/O ?
.co
(e) Write a program in 8086 assembly language 7
that prints the alphabets from A to Z.
uru
(f) Design and draw a Bidirectional shift 8
register with parallel load.
2. tG
(a) Write a program in assembly language for 10
n
8086 microprocessor to search an element
from a list of 5 number using Binary search
me
method. Explain its logic.
MCS-012 2
(c) A set associative cache consists of a total of 5
m
64 blocks divided into sets with 4 blocks/
set. The main memory contains 4k blocks,
.co
each block consisting of 128 words.
(i) How many bits are there in main
memory address.
uru
(ii) How many bits are there in each Tag,
Set and word fields.
4.
ntG
(a) Give simplified boolean expressions using
three inputs x, y, z and three outputs A, B,
C. When binary input is 0, 1, 2 or 3 the
8
Instruction cycle.
MCS-012 3
No. of Printed Pages : 4 MCS-012
m
MCA (Revised)
.co
tN- Term-End Examination
tr) June, 2012
t■-•
uru
MCS-012 : COMPUTER ORGANISATION &
ASSEMBLY LANGUAGE PROGRAMMING
condition, if any:
(ii) — 59 + 75
+ 27 + 101
IGN
(iv) — 75 + 69
MCS-012 1 P.T.O.
(b) A combinational circuit takes four bit input 7
and output an odd parity bit for the input
m
bits. For example, if input is 0001, the output
is 0 as the number l's in the input string is
odd; whereas for an input 0101,
.co
it output 1.
(i) Draw the truth table for the proposed
circuit.
uru
(ii) Use K-map to find the optimal
expression for the output.
(iii) Draw the resultant circuit using
AND-OR-NOT gates.
ntG
(c) Assume that a computer has 64 byte RAM.
The system has a cache of 4 blocks with each
6
block of 32 bit size. Find the location of main
memory whose address is 17 , if:
me
(i) Direct mapping is used
Two way set associative mapping is
used.
n
MCS-012 2
(g) What is the purpose of Interrupt Vector 4
Table in 8086 micro processor ? Explain.
m
(h) Write a program in 8086 assembly language 6
to find the largest value in an array of
5 elements stored in the memory . You have
.co
to store the result in a memory location.
uru
characteristic table for J-K flop-flip. Create
the excitation table for J-K flip-flop from the
characteristics table. Show the steps of this
process.
ntG
(b) What is DMA ? Why is it needed ? How is
it different from an I/O processor ?
(c) What is the use of large register file of RISC
5
5
architecture ? Explain with the help of an
example/ diagram.
me
MCS-012 3 P.T.O.
(d) Explain the following 8086 microprocessor 5
addressing modes with the help of an
m
example each :
(i) Direct
.co
(ii) Register indirect
(iii) Indexed
uru
4. (a) Explain the execution of CALL and RETN 6
(function/ subroutine call and return from
subroutine /function) instructions with the
help of an example and / or diagram.
ntG
(b) Write a program in 8086 assembly language
that compares two strings stored in the
8
20
example /diagram , if needed :
(a) Floating point number representation
(b) RAID level 1 and level 3
As
MCS-012 4
No. of Printed Pages : 5 MCS-012
m
MCA (Revised)
Term-End Examination
.co
December, 2012 15316
MCS-012 : COMPUTER ORGANISATION &
uru
ASSEMBLY LANGUAGE PROGRAMMING
tG
Note : Question no. 1 is compulsory and carries 40 marks.
en
Attempt any three questions from the rest.
nm
MCS-012 1 P.T.O.
(b) Simplify the following using Karnaugh's 6
map:F(A,B,C,D)
m
Draw the logic diagram for the resultant
boolean expression using AND-OR-NOT
.co
gates.
(c) Consider a cache uses a direct mapping 7
scheme. The size of main memory is 4 k
uru
Bytes and word size of cache is 2 bytes.
The size of cache memory is 128 bytes. Find
the following
tG
(1) The size of main memory address
(assume each byte of main memory
has an address)
en
(ii) Address of cache block
(iii) How a memory location address will
nm
machine.
2 C S--112 2
(f) Write a program in 8086 assembly language 6
to add the values stored in an arrary. You
m
may assume that the array is in the memory
having only four elements. You may also
assume that the value stored in the array
.co
are positive integer values. Result may be
stored in register AX.
uru
(g) What addressing modes are most suitable 4
for handling arrays? Give justification in
support of v answer.
2. tG
(a) Explain the process of error detection and 8
en
correction with the help of suitable diagram.
What is an error correction code? Using
suitable example, explain how is it different
nm
MCS-012 3
3. (a) Explain the functioning of a master slave ri
flip-flop with the help of suitable diagram.
om
What are the advantages achieved using
master-slave flip-flops.
(b) Explain the following memory schemes
discussing why they are needed:
c
Interleaved memory
ru.
(i)
(ii) Associative memory.
(c) What is the need of segment registers in
u
8086 microprocessor? How these registers
help in
(i)
instruction tG
calculating the address of next
en
(ii) for accessing data
(iii) for dealing with stack in the 8086
nm
microprocessor.
How can you initialise segment
registers ?
sig
memory.
MCS-012 4 P.T.O.
(c) Compare the characteristics of unencoded 6
micro-instructions to that of highly encoded
om
micro-instructions.
c
ru.
5. Explain the following giving one example/ 20
diagram if needed.
u
(a) Use of INT21h for Input/Output in 8086
tG
micro-processor.
MCS-012 5
No. of Printed Pages : 4 MCS-012
m
MCA (Revised)
.co
Term-End Examination
O June, 2013
O
MCS-012 : COMPUTER ORGANISATION &
uru
ASSEMBLY LANGUAGE PROGRAMMING
tG
(Weightage : 75%)
registers, in
gn
F(A, B, C) = E (1, 3, 4, 5, 6, 7)
OU
MCS-012 1 P.T.O.
(d) How many RAM chips of size 512K x 1 bit 5
m
are required to build 1MByte of
memory.Show the address distribution for
the scheme.
.co
(e) Explain the associative Mapping scheme for
Cache Memory.
uru
(f) Explain the features of RAID level 1 and 5
RAID level 5.
(g) Explain various types of instructions used 4
(h) tG
in a typical computer system.
Write a program using 8086 assembly 4
en
language for multiplication of two 8 bit
numbers. Also display the result.
m
(i) DAA
(ii) TEST
si
using a diagram.
MCS-012 2
3. (a) Explain the memory interleaving with the 4
m
help of a diagram.
(b) Draw and explain a 4 - bit Adder Subtractor 6
.co
circuit.
(c) Design and explain an instruction pipeline 10
using an illustration. What are various
uru
problems faced by an instruction pipeline ?
tG
8
diagram if needed
(i) Isolated I/O
en
(ii) Memory Mapped I/O
8
monitors
gn
(iv) DPI
As
biased exponent).
MCS-012 3 P.T.O.
(b) What is Interrupt ? Briefly explain the four 8
m
interrupt conditions. Explain the process
of interrupt handling with the help of
diagrams.
.co
(c) Explain the functioning of a J-K Master
Slave flip flop with the help of a diagram.
uru
tG
m en
si gn
As
OU
IGN
MCS-012 4
No. of Printed Pages : 3 MCS-012
m
MCA (Revised)
.co
Term-End Examination
N-
r-r) December, 2013
uru
MCS-012 : COMPUTER ORGANISATION &
ASSEMBLY LANGUAGE PROGRAMMING
tG
Time : 3 hours Maximum Marks : 100
(Weightage : 75%)
Note : Question no. 1 is compulsory and carries 40 marks.
en
Attempt any three questions from the rest.
nm
(ii) CD -RVs CD - RW
(d) How many RAM chips are required of size 5
128k x 1 to build 1 M byte of memory. Show
IGN
MCS-012 1 P.T.O.
(f) Explain the following. 5
m
(i) Seek time
(ii) Latency time
.co
(iii) Access time
(g) Draw and explain the logic diagram of a 6
3 bit synchronous counter.
(h) Write a program using 8086 assembly
uru
6
language for division of a 16 bit number by
a 8 bit number. Also display the result.
tG
the various problems that can occur while
using an instruction pipeline ?
en
(b) Write a program using 8086 assembly 8
language to find the minimum number in a
list of byte size values consecutively stored
in the memory.
nm
MCS-012 2
(c) What are the uses of large register file in a 6
m
RISC ? Explain with the help of a diagram.
.co
microprocessor with the help of an example
each.
(b) Write code sequence in 8086 assembly 6
uru
language for performing the following
operation
+ 13/2)/
Z=
tG
/10 •
MCS-012 3
No. of Printed Pages : 4 MCS-012
m
MCA (Revised)/ BCA (Revised)
Term-End Examination
.co
June, 2014
uru
ASSEMBLY LANGUAGE PROGRAMMING
tG
(Weightage : 75%)
Note : Question no. 1 is compulsory and carries 40 marks.
en
Attempt any three questions from the rest.
nm
75 and 80
(b) (i) How many errors correcting bits are
required to send an 8 bit data using
SEC code ? 2+6=8
As
be detected ?
(c) Simplify the following functions in Sum Of 5
Product (SOP) form by using K-map.
IGN
F (A,B,C,D) =1:(0,2,4,6,7,8,10).
MCS-012 1 P.T.O.
(d) A computer supports a virtual memory of 4
1 Giga Byte and physical memory of 64
Mega Bytes. How many bits are needed to
m
address the
(i) virtual memory
.co
(ii) physical memory
(e) Consider two registers R1 and R2 having 6
the following 4-bit binary values :
uru
R1 = 1100
R2 =1010
Perform the following operations on R1
using R2.
(i) Selective set tG
en
(ii) Selective clear
(iii) Selective complement
nm
MCS-012 2
(b) A computer has a 64 word RAM
(1 word =16 bits) and a cache memory of
m
8 blocks (block size = 32 bits). Find the main
memory word 25 in cache if : 4+4+4=12
(i) Direct mapping is used
.co
(ii) Associative mapping is used
(iii) 2-way set associative (2 blocks per set)
mapping is used.
uru
3. (a) Explain the following techniques for I/O
operation : 5+5=10
(i) Programmed I/O
(ii)
ntG
Interrupt driven I/O
(b) Explain the following terms with respect to
hard disks.
6
MCS-012 3 P.T.O.
5. (a) Write an assembly language program using 6
8086 assembly language to find the length
m
of a string. Make suitable assumptions.
(b) Explain the following terms, giving an 14
example/ diagram, if needed
.co
(i) Flip-flop
(ii) Register
(iii) Single precision floating point
uru
representation
(iv) Multiplexer
(v) Assembler
(vi) Int 21 h
ntG
(vii) Fetch cycle.
n me
sig
As
OU
IGN
MCS-012 4
No. of Printed Pages : 3 MCS-012
m
MCA (Revised) / BCA (Revised)
Term-End Examination
co
02204 December, 2014
.
uru
MCS-012 : COMPUTER ORGANISATION AND
ASSEMBLY LANGUAGE PROGRAMMING
tG (Weightage 75%)
Note : Question number 1 is compulsory and carries
en
40 marks. Answer any three questions from the
rest.
nm
representation. 6
(b) Perform the following operations : 10
(i) Convert Hex F15C to binary.
As
complement representation.
(iv) Convert decimal 65.75 to binary
representation.
IGN
m
(d) Calculate the physical address using the
following 8086 registers : 4
co
(i) SS = 6789 h
SP = 00FF h
.
uru
(ii) CS = 4412 h
IP = 3900 h
(f)
tG
List and explain various micro-operations
for fetching an instruction (fetch cycle). .4
en
(g) A memory has a capacity of 8 K x 8.
(i) How many data input and data
nm
(i) AND
(ii) SHL
(iii) INC
IGN
MCS-012 2
3. (a) What is an interrupt ? Explain the
sequence of steps that occurs during
m
interrupt processing.
Explain the classification of printers. 6
co
(b)
(c) How are Call and Return instructions for a
subroutine handled in a computer ?
.
uru
4. (a) What is a multiplexer ? Explain how a 4 x 1
multiplexer can be designed using 2 x 1
multiplexers. 8
tG
(b) What is an instruction pipelining ? What
are the various problems that can occur
while using an instruction pipeline ? 6
en
(c) Explain the following Addressing schemes : 6
(i) Indexed Addressing
(ii) Base Register Addressing
nm
y = x * y,
where x and y may be assumed as memory
locations. 6
6
As
MCS-012 3 16,000
No. of Printed Pages : 4 I MCS-012 I
m
MCA (Revised) / BCA (Revised)
.co
Term-End Examination
June, 2015
14193
uru
MCS-012 : COMPUTER ORGANISATION AND
ASSEMBLY LANGUAGE PROGRAMMING
ntG
Time : 3 hours Maximum Marks : 100
(Weightage 75%)
(i) 0.250
IG
(ii) 8
MCS-012 1 P.T.O.
Now using the representation perform the
m
following operations : 10
(i) 0.250 + 8
.co
(ii) 0.250 x 8
(b) Simplify the following using Karnaugh's
map :
uru
F (A, B, C, D) = E (0, 1, 2, 4, 6, 8, 11, 12).
Draw the logic diagram for the resultant
boolean expression using AND — OR — NOT
gates.
ntG
(c) For a computer having 32 word RAM
(1 word = 8 bits) and cache memory of
4 blocks (block size = 16 bits), where can
we find main memory location 10 in cache
me
if 6
(i) Associative mapping is used,
(ii) Direct mapping is used.
ign
MCS-012 2
2. (a) Explain the Instruction fetch with the help
m
of micro-operations. 5
.co
different from RAM. 5
uru
system ? Explain the importance of control
and status register with the help of an
example. 5
(d)
ntG
What is the purpose of segment registers in
8086 micro-processors ? Explain how code
segment register can be used to calculate
the address of the next instruction. 5
me
3. (a) Explain what is UNICODE. How is it
different from ASCII ?
ign
m
a fixed point Arithmetic Logic Unit.
(d) Write a program in Assembly language for
interchanging the value of two memory
.co
locations. 4
uru
diagram for each : 5x4=20
(a) D Flip-Flop
(b) The Interrupt Cycle
ntG
(c) Video Cards
(d) Far and Near Procedures
(e) CRT
me
ign
ss
UA
NO
IG
MCS-012 4 12,000
No. of Printed Pages : 4 MCS-012
m
MCA (Revised) / BCA (Revised)
.co
Term-End Examination
December, 2015
MCS-012 : COMPUTER ORGANISATION AND
uru
ASSEMBLY LANGUAGE PROGRAMMING
Time : 3 hours Maximum Marks : 100
(Weightage 75%)
ntG
Note : Question number 1 is compulsory and carries
40 marks. Attempt any three questions from the
rest.
e
1. (a) IEEE floating point representation for
single precision number uses the format
nm
as :
Sign bit (1 bit) Biased exponent (8 bits)
Significant (23 bits)
sig
(ii) 7
Now using the representation perform the
following operations : 10
IGN
(i) 0.250 x 7
(ii) 0.375 + 7
MCS-012 1 P.T.O.
(b) Simplify the following using Karnaugh's
m
map
F (A, B, C, D) = E (0, 1, 3, 5, 8, 10, 13)
.co
(c) Write an assembly language program to
find the maximum in a group of
10 numbers stored in memory. Store the
uru
result in AL register.
(e) ntG
How is a main memory address mapped to
a cache address ? Assume the main
memory size of 1 K words.
1 cache block size = 32 bits
e
No. of cache slots = 16
nm
R2 = 01101100
Perform the following microoperations
OU
MCS-012 2
2. (a) Explain using a flowchart the steps of an
m
instruction execution. 6
.co
are required to build 1 MB of memory ? 4
uru
addressing schemes with the help of an
example each. 6
mapped I/O
(c) Explain the following 8086 instructions : 6
(i) XCHG
IGN
(ii) XLAT
MCS-012 3 P.T.O.
4. (a) What is a Multiplexer ? Give block
m
diagram, truth table and logic diagram of a
4 x 1 multiplexer. 8
.co
(b) Explain any three techniques of identifying
the device that has caused the interrupt. 6
(c) Write a program in 8086 Assembly
uru
language for displaying the contents of
CL register. 6
(b) DMA
(c) COM programs
e
(d) The stack
nm
(e) LCD
sig
As
OU
IGN
MCS-012 4 19,000
No. of Printed Pages : 7 I MCS-012 I
m
MCA (Revised) / BCA (Revised)
.co
44E1 Term-End Examination
Jane, 2016
uru
MCS-012 : COMPUTER ORGANISATION AND
ASSEMBLY LANGUAGE PROGRAMMING
(if false), 5
memory access.
MCS-012 1 P.T.O.
m
(iv) The effective address in Based
Indexed addressing mode is the sum
.co
of the contents of the base register,
indexed register and displacement.
uru
for either inputting data to or
extracting data from the
microprocessor.
tG
en
(b) Represent the number (55.6) 10 as a floating
point binary number with 24 bits. The
normalized mantissa has 16 bits and the
nm
MCS-012
Simplify the following Boolean function
m
(d)
using Karnaugh map :
.co
F(A, B, C, D) = 1,(0, 2, 5, 7, 9, 10, 11, 12, 15)
Also draw the logic circuit for the
uru
simplified expression.
tG
Also, draw its truth table.
en 5
Ri = 00001111
R2 = 11110000
R3 = 11001100
sig
R4 = 10101010
(i) Ri 4- Ri 9 R2 Exclusive OR
MCS-012 3 P.T.O.
m
(g) A digital computer has a common bus
system for 4 registers of 4 bits each. The
.co
bus is constructed with multiplexers.
(i) How many selection inputs are there
in each multiplexer ?
uru
(ii) What size of a multiplexer is needed ?
(iii) How many multiplexers are there in
the bus ?
tG
(h) What is the difference between COM and
en
EXE programs ?
(i) What is an Interrupt Vector Table (IVT) ?
nm
MCS-012 4
Using a suitable example, explain the
m
(c)
working of a two-way set associative cache
6
.co
mapping scheme.
uru
(i) How many data input and data
output lines does it have ?
(ii) How many address lines does it have ?
tG
(iii) What is its capacity in bytes ? 6
en
3. (a) How does DMA overcome shortcomings
of interrupt driven and programmed 1/0 ?
nm
(i) Microinstruction
OU
(ii) Stack
(iii) Control memory
IGN
MCS-012 5 P.T.O.
m
4. (a) A machine supports 32 operations and
16 addressing modes. The machine has
.co
32 registers and the size of its main
memory is 128 MB. Design a simple
instruction format for the machine.
uru
(b) Find out the physical addresses for the
following segment register offsets for
8086 microprocessor :
(i) tG
SS : SP = 6200h : 0100h
en
(ii) DS : BX = 4300h : 0200h
(iii) CS : IP = 5000h : 1234h
nm
MCS-012 6
(b) Design and explain a logic circuit capable
m
of adding three bits using half adders and
appropriate logic gates. 6
.co
(c) Write the code sequence in assembly
uru
language for performing the following
operation : 4
tG
X=B * C/D+(E— F)
en
(d) What is the use of a large register file of
RISC architecture ? Explain with the help
nm
of an example/diagram. 5
sig
As
OU
IGN
MCS-012 7 12,000
No. of Printed Pages : 5 I MCS-0 12
m
MCA (Revised) / BCA (Revised)
.co
Term-End Examination
C-152 a 6 December, 2016
uru
MCS-012 : COMPUTER ORGANISATION AND
ASSEMBLY LANGUAGE PROGRAMMING
Time : 3 hoUrs
tG Maximum Marks : 100
(Weightage 75%)
en
Note : Question number 1 is compulsory and carries
40 marks. Attempt any three questions from the
nm
rest.
branching microinstruction.
MCS-012 1 P.T.O.
(b) Represent the number 1110.0011 in
m
IEEE 754 floating point single precision
.co
number representation. 6
uru
operations : 6
tG
representation of negative numbers.
Also indicate overflow, if any.
en
(ii) Convert the decimal number 789 to
octal, hexadecimal and BCD.
nm
simplified expression. 5
MCS-012 2
(g) An 8-bit register contains the binary value
m
11001101. What is the register value after
an arithmetic shift right ? State whether
.co
there is an overflow. 3
uru
language that counts the number of
characters in a string stored in the data
segment.
Explain. tG
2. (a) What is Von-Neumann architecture ?
4
en
(b) Draw an internal organization of
32 x 4 RAM and explain the purpose of
nm
MCS-012 3 P.T.O.
3. (a) How can interleaved memory mechanism
m
be used to improve the overall processing
speed of a computer system ? Explain with
.co
the help of a diagram.
uru
are required to build 1 M byte main
memory ?
tG
(c) A digital computer has a memory unit of
64 K x 16 and a cache memory of 1 K
words. The cache uses direct mapping with
en
a block size of four words. How many bits
are there in tag, index and block fields of
nm
the address ?
MCS-012 4
(b) Differentiate between the following : 6
(i) Hardwired v/s Microprogrammed
m
control
(ii) Horizontal v/s Vertical
.co
microinstructions
uru
in 8086 ? 4
transitions. 8
(c) Write an assembly program using 8086
OU
MCS-012 5 15,000
No. of Printed Pages : 4 I MCS-012
m
MCA (Revised) / BCA (Revised)
Term-End Examination
.co
00602 June, 2017
uru
MCS-012 : COMPUTER ORGANISATION AND
ASSEMBLY LANGUAGE PROGRAMMING
tG
Time : 3 hours Maximum Marks : 100
(Weightage 75%)
en
Note : Question number 1 is compulsory and carries
40 marks. Attempt any three questions from the
rest.
nm
(ii) + 75 arid + 85
(b) Represent the following using IEEE
OU
(i) — 20.75
(ii) + 32.50
MCS-012 1 P.T.O.
(c) Prepare the truth table for the following
Boolean expressions and simplify using
m
K-map : 6
(i) ABC+A'BC
.co
(ii) (A + B) ( A + B )
(d) Explain the following addressing modes
with an example each :
uru
(i) Register Addressing
(ii) Register Indirect
(e) Illustrate the following operations using
(iv) Insert
Make suitable assumptions.
(f) Write an assembly language program for
8086 microprocessor to check if two byte
sig
m
How will the Hamming error correcting
code detect and correct the error ? 10
.co
(b) Explain the use of stack for parameter
passing in a subroutine/function call.
(c) Explain the design of a 4 x 1 multiplexer. 5
uru
3. (a) Discuss the use of Interrupt Vector Table
(IVT) in handling interrupts for 8086
microproces8or. 5
cache memory :
ntG
(b) Explain the following in the context of
10
(i) Direct mapping
me
(ii) Set associative mapping
(c) The seek time of a disk is 25 ms. Each
track of this disc has 500 sectors. If the disc
n
L
5. (a) Explain the following with the help of a
m
diagram/example, if needed : 8
(i) D flip-flop
.co
(ii) Read Only Memory (ROM)
Opcode in an instruction
uru
(iv) Parity bit
(b) List the differences between the following : 5
ntG
(ii) ROL and RCL instructions in 8086
(c) Write an assembly language program in
8086 to move a block of 100 bytes from one
me
memory block to another. Make suitable
assumptions. 7
n
sig
As
OU
IGN
MCS-012 4 10,000
No. of Printed Pages : 4
m
I MCS-012 I
.co
Term-End Examination
0 17 December, 2017
uru
MCS-012 : COMPUTER ORGANISATION AND
ASSEMBLY LANGUAGE PROGRAMMING
Time : 3 hours
n tG Maximum Marks : 100
(Weightage 75%)
me
Note : Question number 1 is compulsory and carries
40 marks. Attempt any three questions from the
rest.
gn
hexadecimal.
As
(2) 1010111.01
(b) A machine uses evaluation stack
IGN
.co
size 10 which is stored at location ARRAY.
Make suitable assumptions. 8
uru
window in RISC architecture. 4
MCS-012
Discuss various elements of an instruction.
m
(c) 4
.co
sequence of micro-operations in an
instruction fetch. 6
uru
3. (a) Discuss the flag register for the 8086
microprocessor. 4
tG
RAM and cache of 16 blocks (block size =
4 words). Where is a memory word location
n
120 mapped in cache, if
me
(i) direct mapping is used ?
(ii) 2-way set associative mapping is
used ? 6
gn
operation. 5
As
MCS-012 3 P.T.O.
m
5. (a) Explain the register addressing mode and
indirect addressing mode in the 8086
.co
microprocessor. 5
uru
(i) PUSH and PUSHF instructions
reliability.
n tG
techniques used in a RAID to enhance
5
MCS-012 4 12,000
No. of Printed Pages : 4 MCS 012
- I
m
MCA (Revised) / BCA (Revised)
Term-End Examination
.co
June, 2018
C3 12I36
uru
MCS-012 : COMPUTER ORGANISATION AND
ASSEMBLY LANGUAGE PROGRAMMING
Time : 3 hours
ntG
Maximum Marks : 100
(Weightage 75%)
(i) 34 and 63
(ii) — 63 and — 24
OU
— 86 and 19
(iv) — 34 and 96
(b) Simplify the following Boolean expression
IGN
m
binary values - 97 and + 76 respectively.
Carry flag C = 1. What is the result of the
.co
following micro-operations :
(i) Add RO and R1 with Carry
uru
(ii) RO AND with complement R1
(iii) Shift right R1 without carry
(iv) Selective set R1 using RO
ntG
(d) Explain the IEEE-32 bit format for single
precision floating point representation.
Represent
me
(i) 8.75 x 106
(ii) - 0.25 x 10 -5
usingthforma. 6
gn
m
even parity bit scheme. 4
(b) Explain the Hamming error correcting code
.co
for 4 bit data using an example. 6
(c) Explain the use of segment registers in
uru
8086 microprocessors. Calculate the
physical address given : 6
(i) IP = 2345h
(ii) CS = 1111h
m
in better performance. 5
.co
with the help of a diagram. 5
uru
(d) Differentiate between hardwired and
microprogrammed control units. 5
5.
ntG
(a) Write a 8086 assembly language program
to interchange two byte sized numbers
stored in consecutive memory locations. 5
example, if needed : 15
(i) Interrupt cycle
gn
microprocessor
OU
IGN
MCS-012 4 14,000
No. of Printed Pages : 5 I MCS-012(S)
m
MCA (Revised) / BCA (Revised)
Term-End Examination
.co
December, 2018
uru
MCS-012(S) : COMPUTER ORGANISATION AND
ASSEMBLY LANGUAGE PROGRAMMING
rest.
expression.
m
expression using zero address machine : 4
.co
F (A/B) + (C * D) E
uru
64 K x 8. 5
(i) How many data input and data
output lines does it have ?
ntG
(ii) How many address lines does it
have ?
(iii) What is the memory capacity in
bytes ?
e
nm
SP = 01FFh
(ii) CS = 5526h
IP = 8874h
As
F=A+B+(A+13). 3
m
(i) ADD R1, X
(Add the contents of location X to
.co
register R1 and place the result in R1).
(ii) Interrupt processing
uru
(i) Write 8086 assembly language program
that finds the maximum value among a list
of 5 byte numbers. The result should be
ntG
stored in BX register. 6
example. 5
m
(b) Draw an internal organization of 32 x 4 RAM
and explain the purpose of its associated
.co
control signals. 5
(c) How can an interleaved memory
uru
mechanism be used to improve the
processing speed of a computer system ? 4
4.
ntG
explain its operation.
processing. 5
e
(b) Suppose the value of register
R1 is 1101 1110. Performe, the following
nm
micro-operations : 4 6
(i) Insert 0010 in place of the leftmost
4-bits
sig
(i) Segment
(ii) Assume
MCS-012(S) 4
5. (a) Write a program in 8086 assembly
language that accepts a character string of
m
maximum size of 10 characters from the
keyboard and converts the string to upper
.co
case. 8
uru
8086 assembly language statements ?
(i) SAL BX, 01 if CF = 0
ROR BX, 1
ntG
SHR BX, 01 if CF = 0
Given : BX = 1001 1101 1011 1011
(c) Draw the logic diagram, characteristic table
e
and excitation table for a T flip-flop. 6
nm
sig
As
OU
IGN
MCS-012(S) 5 10,500
8314.2
m
No. of Printed Pages : 7 MCS-012
.co
MCA (REVISED)BCA (REVISED)
Term-End Examination
uru
June, 2019
Time : 3 Hours
ntG
ASSEMBLY LANGUAGE PROGRAMMING
(A-7) P. T. 0.
[2] MCS-012
m
(ii) Convert binary 01001011 into octal
.co
(iii) Write BCD equivalent of 256.
uru
SOP form using K-map : 6
ntG
and draw the logic diagram.
(A-7)
fig] MCS-012
m
control unit and explain how does it
5
.co
work
uru
RISC machines with the help of an
example. 5
ntG
to add five byte numbers stored in an
array. The result should be stored in AX
me
register. 6
data ? 4
cycle. 5
(b) What are the key features of Von-
NO
Neumann Architecture ? 5
IG
(A-7) P. T. O.
[41 MCS-012
m
two-way set associative cache mapping
scheme work.
.co
6
flip-flop.
uru
4
ntG
flops and explain its operation. 6
Assembly
ign
Instruction Type
Instructions
ss
instruction
UA
instruction
IG
(A-7)
I5 MCS-012
m
instruction
.co
(4) DIV (iv) Program control
instruction
uru
(5) STORE
(6) XOR
ntG
(c) List the important characteristics of
following operations ?
ign
R2 = 1111 1001
IG
(A-7) P. T. 0.
[6] MCS-012
m
using R2 :
.co
(i) Selective Complement
uru
(iii) Selective Clear
(i) Indexed
ign
(iii) Direct
ss
6
IG
(A-7)
17l MCS-012
m
(c) Draw a general configuration of
microprogrammed control unit and discuss
.co
its operation. 6
(d) What is performance degradation in a
uru
pipeline ? Explain any two possible
hardware schemes that can be used in an
instruction pipeline in order to minimize
ntG
the performance degradation caused by
instruction branching. 5
me
ign
ss
UA
NO
IG
MCS-012 10,000
(A-7)
422144
m
No. of Printed Pages : 8 MCS-012
. co
MASTER OF COMPUTER
uru
APPLICATIONS/BACHELOR OF
COMPUTER APPLICATIONS
ntG
(REVISED) (MCA/BCA)
Term-End Examination
December, 2019
me
MCS-012 : COMPUTER ORGANIZATION AND
ASSEMBLY LANGUAGE PROGRAMMING
ign
Weightage : 75%
ss
the rest.
1.
8 bit signed 2's complement. notation. Also
state whether overflow has occurred or not. 6
IG
m
(ii) (- 73) + 84
co
(iii) 57 + 71
.
uru
SOP form by using k-map. Also draw the
ntG
F(A, B, C, D) = E (0, 2, 8, 10, 12, 13, 14).
of cache ?
UA
m
(e) A disk has 300 tracks with each track
co
having 500 sectors. The disk rotates at a
speed of 9000 r.p.m. (revolution per
.
minute) and has a seek time of 20
uru
millisecond. Find the access time on the
disk. 3
ntG
(f) Consider the following memory and
register values (all values and addresses
are in hexadecimal) :
me
Memory Registers
RI
0501 050 A 050A I
ign
050A 2A3F
R2
1 0009
(All values are in hexadecimal)
ss
Addressing)
(iii) Load Indirect R1 (Register Indirect
Addressing)
IG
P. T. O.
[4] MCS-012
m
(g) What is fetch cycle in the context of an
Instruction cycle ? Explain the sequence of
co
micro-operations that will be required in
.
fetch cycle. 5
uru
(h) Find the physical address in the context of
8086 microprocessor, given the following
ntG
values of register pairs (all values are in
hexadecimal) : 4
(i )
Write a program using 8086 assembly
ss
m
values (in binary) (Also indicate if a value
cannot be represents) : 3
. co
uru
(b) What is a parity bit ? Explain with the help
ntG
of an example. What is an error detection
decoder. 6
UA
construction. 6
P. T. O.
[6] MCS-012
m
3. (a) Explain the sector layout on a CD-ROM
co
with the help of a diagram. Assume that a
.
uru
number of tracks, sector size and recording
ntG
storage capacity ? Justify your answer. 6
diagram. 6
ign
(i) SCSI
m
4. (a) Explain the role of stack in subroutine call
and return statements with the help of an
co
example and diagram. 6
.
(b) A register R1 contains 01110110, what
uru
would be the content of register R2 if the
following operations are to be performed on
ntG
R1 using R2 ? 6
unchanged.
UA
architecture. 3
P. T. O.
8 MCS-012
m
5. (a) Explain with the help of an example, how
co
loops can be implemented in 8086
assembly language programming. 5
.
(b) List any three features of EXE programs. 3
uru
(c) Explain the following 8086 assembly
language instructions with the help of an
ntG
example each : 9
(i) XCHG
CMP
me
(iii) ROL and RCL
assembly language ? 3
ss
UA
NO
IG
MCS-012 12,000
m
No. of Printed Pages : 8 MCS-012
.co
MASTER OF COMPUTER
uru
APPLICATION/BACHELOR OF
COMPUTER APPLICATION
tG
(REVISED) (MCA/BCA)
Term-End Examination
en
June, 2020
nm
Weigthage : 75%
As
40 marks.
rest.
[2] MCS-012
m
1. (a) Convert the following numbers as stated : 6
.co
(i) (23.125)/0 to binary
uru
(135)10 to hexadecimal
tG
(b) Draw the truth table for the following
en
Boolean function :
nm
F = (A . B + C) + (A . C) + (13 .A .
function. 5
m
executed brought into Instruction Register
.co
for execution ? Explain the sequence of
uru
this operation. Which of these
tG
execute ? Give justification in support of
6
en
your answer.
useful ? 3
sig
6
IGN
register.
P. T. O.
[4] MCS-012
m
following segment register : 4
.co
Offset (or Register) pair
uru
DatSegmn():IFh
tG
Instruction Pointer Register op) :
en
2562
2. (a) Explain the 'Stored Program Concept' for a
nm
diagram(s).
6
OU
m
operations using El and/or R2. The result
.co
should be stored in a register It :
uru
(ii) Decrement Itl
tG
(iii) Increment El.
operation is allowed.
diagram. 6
IGN
P. T. O.
63 MCS-012
m
micro-programmed control unit : 6
.co
(i) Control memory
uru
(ii) Sequencing logic
tG
(c) Explain the following in the context of
printing technology : 6
en
(i) Print quality
nm
this multiplexer. 6
17 I MCS-012
m
(b) A memory chip has a capacity of 1 M x 16
.co
bits : 4
uru
(ii) What is the capacity of the chip in
bytes ?
tG
(c) What is an Accumulator base Instruction
en
Set Architecture ? Write the assembly code
8x 2
= 20
IGN
(a) Assembler
m
EXE programs
.co
Shift instruction
uru
D flip-flop
Memory interleaving
tG
Latency time in disk access
en
Normalization of floating point numbers
Unicode
nm
Counters
sig
As
OU
IGN
6520
MCS-012-
No. of Printed Pages : 7 MCS-012
om
MASTER OF COMPUTER
APPLICATION/BACHELOR OF
u.c
COMPUTER APPLICATION
(REVISED) (MCA/BCA)
ur
Term-End Examination
tG
December, 2020
en
MCS-012 : COMPUTER ORGANIZATION AND
ASSEMBLY LANGUAGE PROGRAMMING
m
Weightage : 75%
(i) – 63 + 74
Lot-I P. T. O.
[2] MCS-012
(ii) – 128 + 39
om
(iii) + 86 + 42
u.c
truth table and simplify the following
Boolean function in SOP form using K-
ur
maps. Also draw the logic diagram : 5
F (A, B, C) = Σ (0, 1, 4, 6, 7)
tG
(c) The main memory of a computer is of 64 K
words size having a word size of 16 bits.
en
The cache of this computer also has a block
size of 16 bits having 256 blocks. Answer
m
location ?
[3] MCS-012
om
technique that can be used to determine
which device has issued the interrupt. 4
u.c
fetched in Instruction Register (IR) of a
computer, and has been decoded. R register
ur
DR is to be used for fetching the operand
tG
and AC register is to be used for
calculation. Write and explain the various
en
micro-operations for the purpose of
execution of the instruction :
m
Add AC, A
ign
stored in MAR. 4
UA
P. T. O.
[4] MCS-012
om
language that stores (FEDC)h in AX
register and (BA98)h in BX register. It then
stores the values of AL, AH, BL and BH in
u.c
four consecutive byte locations in the
memory. Make suitable assumptions. 6
ur
(h) What is Memory Interleaving ? Discuss its
tG
advantages. 4
(i) RAID
om
memory space in virtual memory with the
help of an example. 3
u.c
3. (a) Explain the following addressing schemes
ur
(i) Indexed Addressing
tG
(ii) Base Register Addressing
en
(iii) Relative Addressing Scheme
m
microprocessor : 6
UA
(i) CMP
(ii) JMP
NO
(iii) RCL
IG
(iv) SHR
P. T. O.
[6] MCS-012
om
in 8086 microprocessor. 3
u.c
in terms of inputs. 5
ur
(b) Explain the advantages of having densely
tG
(c) What is an I/O interface in a computer ?
en
List the functions of I/O interfaces. 5
m
(d) Explain the features and uses of the
(i) DVD-ROM
ss
(ii) Printer
(iii) Scanner
UA
om
microprocessor ? Explain the use of
(i) overflow flag (ii) string direction flag,
(iii) parity flag in 8086 microprocessor. 4
u.c
(c) Explain the working of Wilkes control unit
with the help of a diagram. 5
ur
(d) List any five characteristics of RISC
tG
machines. 5
en
m
ign
ss
UA
NO
IG
MCS–012 12,040
P. T. O.
No. of Printed Pages : 4 MCS-012
om
MCA (Revised) / BCA (Revised)
Term-End Examination
June, 2021
.c
MCS-012 : COMPUTER ORGANISATION AND
ru
ASSEMBLY LANGUAGE PROGRAMMING
u
Time : 3 hours Maximum Marks : 100
tG
(Weightage : 75%)
(ii) + 79 + 49
(iii) + 79 – 86
UA
MCS-012 1 P.T.O.
(e) Instructions of machine are such that they
have two register operands. However, to
om
load a register a special instruction has
been designed which either contains the
operand value or address of the operand.
.c
List and explain four addressing modes for
ru
this machine. 4
u
micro-programmed control unit ? Explain
tG
the organisation of control memory with
the help of a diagram. What is a horizontal
micro-instruction ? Explain. 6
en
(g) Write a program using 8086 assembly
language that moves content of byte
m
memory location X1 and X2 to AL and BL
registers. The program then finds the
ign
MCS-012 2
2. (a) Draw logic diagram to implement AND, OR
and NOT operations using NAND gate(s). 5
om
(b) Explain the following in the context of
floating point number representation with
the help of an example : 5
.c
(i) Normalised mantissa
(ii) Biased exponent
ru
(c) How many RAM chips of size 512 K 1 bit
u
are required to build 1 MB memory ? 2
tG
(d) What is Programmed Input/Output ?
Explain with the help of a diagram.
Explain the difference between
en
Programmed I/O and Interrupt driven I/O. 6
MCS-012 3 P.T.O.
(c) Explain the concept of NEAR and FAR
procedural calls in 8086 microprocessor
om
with the help of one example each. 6
(d) Explain the use of INT 21h in
8086 microprocessor for reading a single
character from the keyboard with the help
.c
of an example. 4
ru
4. (a) Draw and explain the truth table and logic
diagram of a 3-bit synchronous counter. 5
u
(b) Explain the von Neumann architecture
with the help of a diagram. 5
tG
(c) What is an Input/Output processor ? How is
it different from DMA ?
en 4
(d) Differentiate between the following : 6
(i) SRAM and DRAM
(ii) ROM and Flash Memory
m
5. (a) What is the use of stack in subroutine
CALL instruction ? Explain using an
ign
example. 5
(b) Why is RAID used in computers ? What is
RAID Level 0 ? 3
ss
(i) MUL
(ii) ADD
(iii) TEST
NO
(iv) SHR
(d) Explain the use of CX register in
implementing looping in 8086 assembly
language. 4
IG
MCS-012 4
[2] MCS-012
m
(v) Add (+ 57) and (– 57)
COMPUTER APPLICATIONS/POST
GRADUATE DIPLOMA IN COMPUTER
.c o
(b) Simplify the following function in SOP
form by using K-map. Also draw the logic
APPLICATIONS (MCA/BCA/PGDCA)
r u
diagram of the simplified function using
G u AND-OR-NOT gates : 5
t
Term-End Examination
F (A, B, C, D) = (0, 2, 5, 7, 13, 15)
December, 2021
m
MCS-012 : COMPUTER ORGANIZATION AND
array of size (1024 × 1024 × 8) bits. 4
n
ASSEMBLY LANGUAGE PROGRAMMING
g
(i) What would be the number of address
Time : 3 Hours Maximum Marks : 100
A s
Weightage : 75%
(ii) How many input or output data bit
U
Note : Question No. 1 is compulsory and carries lines will be required for this chip ?
the rest.
N O
40 marks. Attempt any three questions from (iii) What is the need of refresh counter
which is part of a DRAM chip ?
I G
1. (a) Perform the following operations using 8-
bit signed 2’s complement notation. Also
(iv) How many such chips will be needed
to make a memory of 4 MByte ?
indicate overflow, if it occurs : 5 (d) What is the need of an I/O interface in a
(i) Subtract (– 56) and (+ 72) computer ? 3
P. T. O.
[3] MCS-012 [4] MCS-012
(e) What is FAT in the context of a disk ? How (i) Explain with the help of an example, how a
om
with the help of an example each : 6
segment register(s). 3
(i) Indexed addressing scheme
(j)
u . c
What is an assembler ? 2
(ii) Register indirect addressing scheme
u r
2. (a) Explain any three advantages of densely
(iii) Relative addressing scheme
e
(g) Explain the sequence of micro-operations
(b) Explain the differences between fixed point
of an interrupt cycle for a simple machine
g
having registers Accumulator (AC),
A
Register (MAR), Memory Buffer Register
s (c) Explain the process of error detection and
U
(MBR) and Program Counter (PC). 4 correction with the help of a diagram. 4
N
in
O
8086 assembly (d) Draw logic diagram to show how NOR gate
I G
language that compares the two byte
AND logic. 4
locations. The bigger of the two values is (e) Draw the logic diagram of T flip-flop.
put in AL register. 5 Explain its working and make
P. T. O.
[5] MCS-012 [6] MCS-012
make the excitation table for T flip-flop. 5 (vi) Daisy chaining scheme of interrupt
o
.c
machine having 64 byte memory with 4. (a) Given the content of register R1 as
cache memory of size 8 byte. Assume the
r u
10101100, and register R2 as 00110110.
block size of main memory as 1 byte and
t
size of each cache line as 1 byte. Make and register R1 using register R2 : 4
state suitable assumption, if any. 5
m
(b) Differentiate between programmed I/O and
(ii) Selective clear R1
DMA techniques of I/O. 5
A
context of I/O organisation and
(b) What is an Instruction Pipeline ?
technologies :
O U 5×2=10
Assuming that an instruction pipeline has
N
(i) Access time of magnetic disk
only three stages as :
advantages IG
(ii) Disk layout of CD-ROM and its
Instruction Fetch (IF), Decode (DE) and
(c) Compare the features of horizontal micro- (c) Explain the following instructions of
instruction to vertical micro-instructions. 8086 microprocessor with the help of one
Draw the diagram for a vertical micro- example each : 8
instruction. 5
m
(i) ROL
(d) List any four characteristics of RISC
machine. 4
(ii) DEC
.c o
(e) What are the different components of an
r u
(iii) XCHG
G u(iv) XOR
example. 3
n m microprocessor. 4
of an example. 4
s i g
s
(b) Given the values of AL = (05)h ,
A
BL (0A)h and CL = (01)h . What will be
U
N O
the value of carry flag and zero flag when
the following instructions are executed :
(i)
I
(ii) CMP BL, (0A)h
G
CMP AL, (0A)h 1
P. T. O.
No. of Printed Pages : 5 MCS-012
om
MCA (Revised) / BCA (Revised)
Term-End Examination
June, 2022
.c
ru
MCS-012 : COMPUTER ORGANISATION AND
ASSEMBLY LANGUAGE PROGRAMMING
u
Time : 3 hours Maximum Marks : 100
tG
(Weightage : 75%)
for D flip-flop. 5
(c) Why is DMA needed ? What are the
different functions that a DMA interface
IG
should perform ? 3
MCS-012 1 P.T.O.
(d) A disk rotates at a speed of 6000 rpm
(revolutions per minute). It has a seek time
om
of 10 milliseconds. The disk has 100 tracks
with each track having 200 sectors. Find
the average access time of this disk. 3
.c
(e) A RAM chip has a capacity of 16 K 4 bits.
ru
Answer the following questions for this
RAM : 1+1+2=4
u
(i) How many numbers of input and
output lines does this memory have ?
tG
(ii) How many address lines does it have ?
(iii) How many such chips will be needed to
en
construct a RAM of size 64 K Byte ?
11000001. 5
(i) R R1 + R2 + 1 (Add with carry)
(ii) R1 R2 + (All 1s)
ss
in a Register (Decrement)
(iii) R2 R1 (Transfer R1)
UA
(iv) R R1 R2 (AND)
(v) R R1 (Complement R1)
NO
diagram. 5
MCS-012 2
(h) Consider the following pair of
registers or offsets of size 16 bits of
om
8086 microprocessor. Explain how these
registers or offset pairs are used to
compute physical memory address of
20 bits. Show actual address computation : 4
.c
(i) DS has (25CD)h and offset (004A)h
(ii) SS has (2F1A)h and SP has (1124)h
ru
(i) Write a program using 8086 assembly
language that finds the smallest of three
u
byte values stored in the memory. 6
tG
2. (a) What is a multiplexer ? Draw the truth
table and logic diagram of 2 1 multiplexer
en
and explain its working. 4
(b) What is half adder ? Draw the truth table
for a half adder and construct the logic
m
diagram of a half adder using AND, OR and
NOT gates only. 4
ign
(iii) – 59 + 69
(iv) – 59 – 69
(e) Explain the concept of Von Neumann
IG
MCS-012 3 P.T.O.
3. (a) Draw the logic diagram of a RAM cell using
a J-K flip-flop. Explain various input and
om
selection lines for this cell. Explain how
reading or writing can be performed on this
cell. 7
.c
(b) Explain the direct cache mapping scheme
for a memory of size 4 K Byte and cache of
ru
size 128 byte. The main memory is byte
addressible and size of one slot/line of cache
u
is also 1 byte. 5
tG
(c) Explain the characteristics of the following
I/O devices/interfaces : 6
(i) DVD-ROM
en
(ii) LCD monitors
(iii) Scanner
m
(d) Define the term ‘‘Interrupt’’ in the context
of a computer, with the help of an example. 2
ign
following ? 1+1+2=4
(i) Length of operation code (op-code) if
UA
modes.
(iii) If one of the four addressing modes is
direct addressing, then what would be
the size of main memory address that
IG
om
return instructions ? Explain with the help
of suitable diagrams. 6
(c) Explain the functioning of Wilkes control
.c
unit, with the help of a diagram. 5
ru
(d) How is a large register file used in
RISC machine ? Explain with the help of a
diagram. 5
u
tG
5. (a) Explain the following instructions of
8086 microprocessor, with the help of an
example each : 8
en
(i) XCHG
(ii) LEA
m
(iii) ADC
(iv) XOR
ign
MCS-012 5 P.T.O.
No. of Printed Pages : 4 MCS-012
om
MASTER OF COMPUTER
APPLICATIONS (REVISED)/
u.c
BACHELOR OF COMPUTER
APPLICATIONS (REVISED)
ur
(MCA/BCA)
tG
Term-End Examination
en
December, 2022
MCS-012 : COMPUTER ORGANIZATION AND
m
P. T. O.
[2] MCS-012
om
(iii) –100 and –28
(b) What is the difference between
combinational logic and sequential logic ? 2
u.c
(c) Design a combinational circuit using K-
map, whose output is zero if the 4-bit input
ur
binary number is a multiple of 3, otherwise
the output is one. 6
tG
(d) What is the use of addressing modes ?
Explain the base register addressing and
en
relative addressing schemes with the help
of one example of each. 6
m
help of a diagram. 5
(h) Write a program using 8086 assembly
NO
stored in AL register. 5
[3] MCS-012
om
(b) Draw and explain the half adder circuit. 5
(c) Explain the role of parity bit in error
u.c
detection with the help of an example. 4
(d) Explain the functioning of master-slave
flip-flop with the help of a diagram. 6
ur
3. (a) What is instruction cycle ? How are
tG
different kinds of instructions interpreted ?
6
en
(b) Explain the role of flag registers in
assembly language programming with the
m
help of an example. 4
(c) What is Cache Memory ? Why is it
ign
P. T. O.
[4] MCS-012
om
6
(c) Calculate the physical address for the
following register values/offset in a 8086
u.c
microprocessor : 6
(i) CS = 2351 h and IP = 1256 h
ur
(ii) DS = 4FFFh and offset in data
segment = 0100h
tG
(iii) SS = 3FFFh and SP = 0111h
(i) 1010.0001
ign
(ii) –0.0000111
(b) Write the assembly language code using
8086 assembly language for performing the
ss
following operation : 6
UA
Z = ((A + B) / 5 * C) ** 2
(c) How many RAM chips of size 256 × 1 bit
are required to build 1 M byte memory ? 5
NO
MCS–012
IG
NO
UA
ss
ign
m
en
tG
ur
u.c
om
IG
NO
UA
ss
ign
m
en
tG
ur
u.c
om
IG
NO
UA
ss
ign
m
en
tG
ur
u.c
om