AEC Q100 Rev J Base Document

AEC - Q100 - REV-J
August 11, 2023
FAILURE MECHANISM BASED

STRESS TEST QUALIFICATION
FOR
INTEGRATED CIRCUITS
IN AUTOMOTIVE APPLICATIONS
Automotive Electronics Council

Component Technical Committee
AEC - Q100 - REV-J
August 11, 2023
Page intentionally left blank

AEC - Q100 - REV-J
August 11, 2023
TABLE OF CONTENTS
1. SCOPE ......................................................................................................................................... 1
1.1 Purpose ........................................................................................................................... 1
1.2 Reference Documents .................................................................................................... 1
1.2.1 Automotive ......................................................................................................... 1
1.2.2 Military ................................................................................................................ 2
1.2.3 Industrial ............................................................................................................. 2
1.3 Definitions ....................................................................................................................... 2
1.3.1 AEC Q100 Qualification ..................................................................................... 2
1.3.2 AEC Certification ................................................................................................ 2
1.3.3 Approval for Use in an Application ..................................................................... 2
1.3.4 Definition of Part Operating Temperature Grade ............................................... 3
1.3.5 Capability Measures Cpk ................................................................................... 3
1.3.6 Flip-Chip Ball Grid Array (FC-BGA) Package Configuration ............................. 3
2. GENERAL REQUIREMENTS ...................................................................................................... 4
2.1 Objective ......................................................................................................................... 4
2.1.1 Zero Defects....................................................................................................... 4
2.2 Precedence of Requirements ......................................................................................... 4
2.3 Customer Specific Lifetime Requirements (Mission Profiles) ......................................... 4
2.4 Use of Generic Data to Satisfy Qualification and Requalification Requirements ........... 4
2.4.1 Definition of Generic Data .................................................................................. 4
2.4.2 Time Limit for Acceptance of Generic Data ....................................................... 5
2.5 Test Samples .................................................................................................................. 5
2.5.1 Lot Requirements ............................................................................................... 5
2.5.2 Production Requirements .................................................................................. 6
2.5.3 Reusability of Test Samples .............................................................................. 6
2.5.4 Sample Size Requirements ............................................................................... 6
2.5.5 Pre- and Post-stress Test Requirements ........................................................... 6
2.6 Definition of Test Failure After Stressing ........................................................................ 6
3. QUALIFICATION AND REQUALIFICATION ............................................................................... 6
3.1 Qualification of a New Device ......................................................................................... 6
3.2 Requalification of a Changed Device .............................................................................. 7
3.2.1 Process Change Notification .............................................................................. 7
3.2.2 Changes Requiring Requalification.................................................................... 7
3.3 Criteria for Passing Qualification and Requalification ..................................................... 7
3.4 User Approval ................................................................................................................. 7
3.5 Qualification of a Pb-Free Device ................................................................................... 7
3.6 Qualification of a Device Using Copper (Cu) Wire Interconnects ................................... 7
4. QUALIFICATION TESTS ............................................................................................................. 8
4.1 General Tests .................................................................................................................. 8
4.2 Device Specific Tests ...................................................................................................... 8
4.3 Wearout Reliability Tests ................................................................................................ 8
Appendix 1: Definition of a Product Qualification Family ......................................................................... 20
Appendix 2: Q100 Certification of Design, Construction and Qualification .............................................. 26
Appendix 3: Plastic Package Opening for Wire Bond Testing ................................................................. 29
Appendix 4: Minimum Requirements for Qualification Plans and Results ............................................... 30
Appendix 5: Part Design Criteria to Determine Need for EMC Testing ................................................... 35
Appendix 6: Part Design Criteria to Determine Need for SER Testing .................................................... 36
Appendix 7: AEC-Q100 and the Use of Mission Profiles .......................................................................... 37
Revision History ........................................................................................................................................ 44
AEC - Q100 - REV-J
August 11, 2023
Revision Summary
This informative section briefly describes the changes made in the AEC-Q100 Rev-J document, compared to
previous document version, AEC-Q100 Rev-H (Sept. 11, 2014). Punctuation and text improvements are not
included in this summary.
• Section 1.2.1 – Automotive Reference Documents: Added reference to AEC-Q006, SAE J1879, and
IATF 16949; added AEC-Q100 sub specifications to list of references for clarification
• Section 1.2.3 – Industrial Reference Documents: Added reference to J-STD-002, JESD94, JESD671,
JEP155, JEP157, JEP178
• Section 1.2.4: Decommissioned references: Removed
• Section 1.3.1 – AEC-Q100 Qualification Statement: Guidance for ESD level reporting adapted to
requirements
• NEW Section 1.3.6 – Flip-Chip Ball Grid Array (FC-BGA) Package Configuration: Added new definition
for FC-BGA
• NEW Figure 1 – Illustration of a Flip-Chip BGA Package Configuration: Added new Figure illustrating FC-
BGA
• NEW: Section 2.3 – Customer Specific Lifetime Requirements (Mission Profiles): Add new Section to
define entry point in Appendix 7 in main part of the document
• Section 3.3 – Criteria for Passing Qualification and Requalification: Explicitly include initial qualification
• NEW Section 3.6 – Qualification of a Device Using Copper (Cu) Wire Interconnects: Added new Section
on qualification of devices using Cu wire
• Section 4.3 – Wearout Reliability Tests: Added recommendation for technology qualification
• Figure 3: Adaption to changes in Table 2
• Table 2 – Qualification Test Methods:
o Column notes: added notes F, C and W to applicable tests
o Test A1: Added delamination requirement
o Test A2: Added interim readout test temperature requirement
o Test A3: Added preference for UHST
o Test A4: Change of requirement for Grade 0. Added requirement for availability of
delamination data
o Test A5: Rework of trigger criteria to efficiently identify products where test is applicable
o Test B1: Alternative TEST sequence added, drift analysis requirement added
o Test C3: Application of J-STD-002 clarified
o Added NEW Test C7 (BST – Bump Shear Test)
o Test E2: Acceptance criteria for advanced CMOS nodes added
o Test E3: Acceptance criteria for advanced CMOS nodes added
o Table 2 Legend: Added Note C reference for Cu wire devices, Note F for FC-BGA device
specific tests, and Note W for devices with wires not covered in mold compound
• Table 3 – Process Change Qualification Guidelines for the Selection of Tests:
o Added NEW Test C7 (BST – Bump Shear Test)
o Added NEW Wafer Bumping section and process change items Redistribution Layer, Under
Bump Metal, Bump Material, and Bump Site Transfer
• Appendix 1 – Definition of a Product Qualification Family: Complete revision
o Section A1.3 – Assembly Process: Added reference for FC-BGA
• Appendix 2 – Q100 Certification of Design, Construction and Qualification
o Added NEW Section 12a – Wafer Bump and sub-items UBM stack & thickness, UBM
dimensions, Bump dimensions, and Bump material
• Appendix Template 4A – AEC-Q100 Qualification Test Plan:
o Rework to be in line with changes to Table 2
• Appendix Template 4B – AEC-Q100 Generic Data:
o Rework to be in line with changes to Table 2
• Appendix 7
o New description of the flow graphs to provide more clarity to the reader
o Table A7.1: Clarify that this is a calculation example and not a standard condition described
here
AEC - Q100 - REV-J
August 11, 2023
Acknowledgment
Any document involving a complex technology brings together experience and skills from many sources. The
Automotive Electronics Council would especially like to recognize the following significant contributors to the
revision of this document:
AEC Q100 Sub-Committee Members:
Suhail Moosa AMD

Desmond Yeo AMD
Krimo Semmoud AMD (formerly Xilinx)
Inderjit Singh AMD (formerly Xilinx)
Heinz Reiter ams OSRAM
Jeff Aquino Analog Devices
Mark Sears Bose
Jim Gallagher Bose
Mike Klucher Cirrus Logic
Carsten Ohlhoff Continental Automotive
Keith Edwards Diodes Inc.
Markus Dahlen Elmos Semiconductor
Steven Sibrel Harman
Ludger Kappius Hella
Jiong Xu Horizon Robotics
Wenlong He Horizon Robotics
Rebecca Zhang Horizon Robotics
Ulrich Abelein (Sub-Committee Chair) Infineon Technologies
Banjie Bautista ISSI
Warren Chen Macronix
John Grogan Macronix
Arnaud Devos Melexis
Mykola Blyznyuk Melexis
Mike Buzinski Microchip
Wilhelm Binder Microchip
Christian Merkel Murata Manufacturing Co. Ltd
Alex Yanez Murata Manufacturing Co. Ltd
Carmen Cotofana Nexperia
KM Shin NVIDIA
René Rongen NXP
Romuald Roucou NXP
Zhongning Liang NXP
Daniel Vanderstraeten onsemi
Peter Turlo onsemi
Mr. Tamura Renesas Electronics
Mr. Watanabe Renesas Electronics
Michael Wieberneit Renesas Electronics
Paul Koop Robert Bosch
Jinsoo Bae Samsung Electronics
Bassel Atala STMicroelectronics
Allan Webber Texas Instruments
Larry Ting Texas Instruments
Matt Marudachalam Texas Instruments
François Gouyou Valeo
Friedbald Kiel Valeo
Arthur Chiang Vishay
Raya Kozlov Western Digital
Larry Dudley ZF
AEC - Q100 - REV-J
August 11, 2023
NOTICE
AEC documents contain material that has been prepared, reviewed, and approved through the AEC Technical
Committee.
AEC documents are designed to serve the automotive electronics industry through eliminating
misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of
products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use
by those other than AEC members, whether the standard is to be used either domestically or internationally.
AEC documents are adopted without regard to whether or not their adoption may involve patents or articles,
materials, or processes. By such action AEC does not assume any liability to any patent owner, nor does it
assume any obligation whatever to parties adopting the AEC documents. The information included in AEC
documents represents a sound approach to product specification and application, principally from the
automotive electronics system manufacturer viewpoint. No claims to be in Conformance with this document
shall be made unless all requirements stated in the document are met.
Inquiries, comments, and suggestions relative to the content of this AEC document should be addressed to the
AEC Technical Committee on the link http://www.aecouncil.com.
Published by the Automotive Electronics Council.
This document may be downloaded free of charge, however AEC retains the copyright on this material. By
downloading this file, the individual agrees not to charge for or resell the resulting material.
Printed in the U.S.A.

All rights reserved
Copyright © 2023 by the Automotive Electronics Council. This document may be freely reprinted with this
copyright notice. This document cannot be changed without approval from the AEC Component Technical
Committee.
AEC - Q100 - REV-J
August 11, 2023
FAILURE MECHANISM BASED STRESS TEST QUALIFICATION

FOR INTEGRATED CIRCUITS IN AUTOMOTIVE APPLICATIONS
Text enhancements and differences made since the last revision of this document are
shown as underlined areas. Several figures and tables have also been revised, but
changes to these areas have not been underlined.
Unless otherwise stated herein, the date of implementation of this standard for new
qualifications and re-qualifications is as of the publish date above.
1. SCOPE
This document contains a set of failure mechanism based stress tests and defines the minimum stress
test driven qualification requirements and references test conditions for qualification of integrated
circuits (ICs). These tests are capable of stimulating and precipitating semiconductor device and
package failures. The objective is to precipitate failures in an accelerated manner compared to use
conditions. This set of tests should not be used indiscriminately. Each qualification project should be
examined for:
a. Any potential new and unique failure mechanisms.

b. Any situation where these tests/conditions may induce failures that would not be seen in the
application.
c. Any extreme use condition and/or application that could adversely reduce the acceleration.
Use of this document does not relieve the IC supplier of their responsibility to meet their own company's
internal qualification program. In this document, "user" is defined as all customers using a device
qualified per this specification. The user is responsible to confirm and validate all qualification data that
substantiates conformance to this document. Supplier usage of the device temperature grades as
stated in this specification in their part information is strongly encouraged.
1.1 Purpose
The purpose of this specification is to determine that a device is capable of passing the specified stress
tests and thus can be expected to give a certain level of quality/reliability in the application.
1.2 Reference Documents
Current revision of the referenced documents will be in effect at the date of agreement to the
qualification plan. Subsequent qualification plans will automatically use updated revisions of these
referenced documents.
1.2.1 Automotive
AEC-Q001 Guidelines for Part Average Testing

AEC-Q002 Guidelines for Statistical Yield Analysis
AEC-Q003 Guidelines for Characterizing the Electrical Performance
AEC-Q004 Zero Defects Framework
AEC-Q005 Pb-Free Requirements
AEC-Q006 Qualification Requirements for Components Using Copper (Cu) Wire Interconnections
SAE J1752/3 Integrated Circuits Radiated Emissions Measurement Procedure
SAE J1879/J1211/ZVEI Handbook for Robustness Validation of Semiconductor Devices in
Automotive Applications
IATF 16949 Automotive Quality Management System Standard
AIAG Production Part Approval Process (PPAP)
AEC-Q100-001 Wire Bond Shear Test
AEC-Q100-002 Human Body Model (HBM) Electrostatic Discharge Test
Page 1 of 44
AEC - Q100 - REV-J
August 11, 2023
AEC-Q100-004 IC Latch-Up Test

AEC-Q100-005 Non-Volatile Memory Program/Erase Endurance Data Retention and Operational Life
Test
AEC-Q100-007 Fault Simulation and Test Grading
AEC-Q100-008 Early Life Failure Rate (ELFR)
AEC-Q100-009 Electrical Distribution Assessment
AEC-Q100-010 Solder Ball Shear Test
AEC-Q100-011 Charged Device Model (CDM) Electrostatic Discharge Test
AEC-Q100-012 Short Circuit Reliability Characterization of Smart Power Devices for 12V Systems
1.2.2 Military
MIL-STD-883 Department Of Defense Test Method Standard: Microcircuits
1.2.3 Industrial
JEDEC JESD22 Reliability Test Methods for Packaged Devices

UL-STD-94 Tests for Flammability of Plastic materials for parts in Devices and Appliances
IPC/JEDEC J-STD-002 Solderability Tests for Component Leads, Terminations, Lugs, Terminals and
Wires
IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Classification for Plastic Integrated Circuit Surface
Mount Devices
JESD89 Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft
Errors in Semiconductor Devices
JESD89-1 System Soft Error Rate (SSER) Test Method
JESD89-2 Test Method For Alpha Source Accelerated Soft Error Rate
JESD89-3 Test Method for Beam Accelerated Soft Error Rate
JESD94 Application Specific Qualification Using Knowledge Based Test Methodology
JESD671 Component Quality Problem Analysis and Corrective Action Requirements
JEP155 Recommended ESD Target Levels for HBM Qualification
JEP157 Recommended ESD-CDM Target Levels
JEP178 Electrostatic Discharge (ESD) Sensitivity Testing – Reporting ESD Withstand Levels on
Datasheets
1.3 Definitions
1.3.1 AEC Q100 Qualification
Successful completion and documentation of the test results from requirements outlined in this
document allows the supplier to claim that the part is “AEC Q100 qualified”. For ESD, it is highly
recommended that the passing HBM withstand voltage and CDM test condition are specified in the
supplier datasheet with a footnote on any pin exceptions: that includes advanced CMOS nodes (28 nm
and below) and RF operating frequency parts, especially if those ESD levels fall below 2kV HBM or
Test Condition 750/500 CDM. A guidance on an appropriate way to report ESD withstand levels can
be found in JEP178.
1.3.2 AEC Certification
Note that there are no "certifications" for AEC-Q100 qualification and there is no certification board run
by AEC to qualify parts. Each supplier performs their qualification to AEC standards, considers
customer requirements and submits the data to the user to verify compliance to Q100.
1.3.3 Approval for Use in an Application
"Approval" is defined as user approval for use of a part in their application. The user's method of
approval is beyond the scope of this document.
Page 2 of 44
AEC - Q100 - REV-J
August 11, 2023
1.3.4 Definition of Part Operating Temperature Grade
The part operating temperature grades are defined in Table 1 below:
Table 1: Part Operating Temperature Grades
Grade Ambient Operating Temperature Range
0 -40C to +150C
1 -40C to +125C
2 -40C to +105C
3 -40C to +85C
The endpoint test temperatures for hot and cold test, if required for that stress test, must be equivalent
to those specified for the particular grade. If accounting for junction heating during powered test, hot
test endpoint test temperature can be greater.
For Test Group B – Accelerated Lifetime Simulation Tests: High Temperature Operating Life (HTOL),
Early Life Failure Rate (ELFR) and NVM Endurance, Data Retention, and Operational Life (EDR), the
junction temperature of the device during stressing should be equal to or greater than the hot
temperature for that grade.
1.3.5 Capability Measures Cpk
Refer to AEC-Q003 Characterization to understand how the Cpk measure will be used in this standard.
1.3.6 Flip-Chip Ball Grid Array (FC-BGA) Package Configuration
Figure 1 shows two representative package configurations where a bare die is attached to a substrate
via bumps or pillars (other possible configurations may apply). The package may also utilize a lid (e.g.,
heat-spreader) or be encapsulated using a plastic molding compound. The substrate includes solder
balls that serve as the interface to a printed circuit board.
Figure 1: Representative Illustration of a Flip-Chip BGA Package
Page 3 of 44
AEC - Q100 - REV-J
August 11, 2023
2. GENERAL REQUIREMENTS
2.1 Objective
The objective of this specification is to establish a standard that defines operating temperature grades
for integrated circuits based on a minimum set of qualification requirements.
2.1.1 Zero Defects
Qualification and some other aspects of this document are a subset of, and contribute to, the
achievement of the goal of Zero Defects. Elements needed to implement a zero defects program are
described in AEC-Q004 Zero Defects Framework.
2.2 Precedence of Requirements
In the event of conflict in the requirements of this standard and those of any other documents, the
following order of precedence applies:
a. The purchase order (or master purchase agreement terms and conditions)
b. The (mutually agreed) individual device specification
c. This document
d. The reference documents in Section 1.2 of this document
e. The supplier's data sheet
For the device to be considered a qualified part per this specification, the purchase order and/or the
individual device specification cannot waive or detract from the requirements of this document.
2.3 Customer Specific Lifetime Requirements (Mission Profiles)
If the user requires a qualification to cover a specific mission profile, the flow chart in Appendix 7 can
be used to determine the qualification strategy either with a standard test plan per Table 2 or a modified
test plan.
Appendix 7 applies the base elements of Knowledge-Based-Test-Methodology (KBTM) and provides

guidance for which element of KBTM should be used. Please refer to JESD94 on KBTM approach.
KBTM can be applied on certain cases for qualification when appropriately communicated between
suppliers and users.
2.4 Use of Generic Data to Satisfy Qualification and Requalification Requirements
2.4.1 Definition of Generic Data
The use of generic data to simplify the qualification process is strongly encouraged. Generic data can
be submitted to the user as soon as it becomes available to determine the need for any additional
testing. To be considered, the generic data must be based on a matrix of specific requirements
associated with each characteristic of the device and manufacturing process as shown in Table 3 and
Appendix 1. If the generic data contains any failures, the data is not usable as generic data
unless the supplier has documented and implemented corrective action or containment for the
failure condition that is acceptable to the user.
Appendix 1 defines the criteria by which components are grouped into a qualification family for the
purpose of considering the data from all family members to be equal and generically acceptable for the
qualification of the device in question. For each stress test, two or more qualification families can be
combined if the reasoning is technically sound (i.e., supported by data).
Table 3 defines a set of qualification tests that must be considered for any changes proposed for the
component. The Table 3 matrix is the same for both new processes and requalification associated with
Page 4 of 44
AEC - Q100 - REV-J
August 11, 2023
a process change. This table is a superset of tests that the supplier and user should use as a baseline
for discussion of tests that are required for the qualification in question. It is the supplier's
responsibility to present a rationale for why any of the listed tests need not be performed.
2.4.2 Time Limit for Acceptance of Generic Data
There are no time limits for the acceptability of generic data. Use the diagram below for appropriate
sources of reliability data that can be used. This data must come from the specific part or a part in the
same qualification family, as defined in Appendix 1. Potential sources of data could include any
customer specific data (withhold customer name), process change qualification, and periodic reliability
monitor data (see Figure 2).
History Present
Process Change
Process Change
Qualification data + Process

Customer #1
Customer #2
change qualification data +

Qualification
Qualification
Qualification
Qualification
Reliability monitor data =

acceptable generic data
Specific
Specific
Supplier Internal
Characterization
Periodic Reliability
Internal Device
Supplier Start
of Production
Monitor Tests
Qualification
Note: Some process changes (e.g., die shrink) will affect the use of
generic data such that data obtained before these types of
changes will not be acceptable for use as generic data.
Figure 2: Generic Data Time Line
2.5 Test Samples
2.5.1 Lot Requirements
Test samples shall consist of a representative device from the qualification family. Where multiple lot
testing is required due to a lack of generic data, test samples as indicated in Table 2 must be composed
of approximately equal numbers from non-consecutive wafer lots, assembled in non-consecutive
assembly lots. That is, they must be separated in the fab or assembly process line by at least one non-
qualification lot. Any deviation from the above requires technical explanation from the supplier.
Page 5 of 44
AEC - Q100 - REV-J
August 11, 2023
2.5.2 Production Requirements
All qualification devices shall be produced on tooling and processes at the manufacturing site that will
be used to support part deliveries at production volumes. Other electrical test sites may be used for
electrical measurements after their electrical quality is validated.
2.5.3 Reusability of Test Samples
Devices that have been used for nondestructive qualification tests may be used to populate other
qualification tests. Devices that have been used for destructive qualification tests may not be used any
further except for engineering analysis.
2.5.4 Sample Size Requirements
Sample sizes used for qualification testing and/or generic data submission must be consistent with the
specified minimum sample sizes and acceptance criteria in Table 2.
If the supplier elects to use generic data for qualification, the specific test conditions and results must
be recorded and available to the user (preferably in the format shown in Appendix 4). Existing
applicable generic data should first be used to satisfy these requirements and those of Section 2.4 for
each test requirement in Table 2. Device specific qualification testing should be performed if the generic
data does not satisfy these requirements.
2.5.5 Pre- and Post-stress Test Requirements
Test temperatures both pre- and post-stress (room, hot and/or cold) are specified in the "Additional
Requirements" column of Table 2 for each test.
2.6 Definition of Test Failure After Stressing
Test failures are defined as those devices not meeting the individual device specification, criteria
specific to the test, or the supplier's data sheet, in the order of significance as defined in Section 2.2.
Any device that shows external physical damage attributable to the environmental test is also
considered a failed device. If the cause of failure is due to mishandling during stressing or testing such
as EOS or ESD, or some other cause unrelated to the component reliability, the failure shall be
discounted but reported as part of the data submission.
3. QUALIFICATION AND REQUALIFICATION
3.1 Qualification of a New Device
The stress test requirement flow for qualification of a new device is shown in Figure 3 with the
corresponding test conditions defined in Table 2. For each qualification, the supplier must have data
available for all of these tests, whether it is stress test results on the device to be qualified or acceptable
generic data. A review shall also be made of other devices in the same generic family to ensure that
there are no common failure mechanisms in that family. Detailed justification for the use of generic
data shall be communicated and explicitly reported by the supplier.
For each device qualification, the supplier must have available the following:
• Certificate of Design, Construction and Qualification (see Appendix 2)

• Stress Test Qualification data (see Table 2 & Appendix 4)
• Data indicating the level of fault grading of the test software used for qualification (when applicable
to the device type) per Q100-007 that will be made available to the user upon request
Page 6 of 44
AEC - Q100 - REV-J
August 11, 2023
3.2 Requalification of a Changed Device
Requalification of a device is required when the supplier makes a change to the product and/or process
that impacts (or could potentially impact) the form, fit, function, quality and/or reliability of the device
(see Table 3 for guidelines).
3.2.1 Process Change Notification
The supplier will meet the user requirements for product/process changes.
3.2.2 Changes Requiring Requalification
As a minimum, any change to the product, as defined in Appendix 1, requires performing the applicable
tests listed in Table 2, using Table 3 to determine the requalification test plan. Table 3 should be used
as a guide for determining which tests are applicable to the qualification of a particular part change or
whether equivalent generic data can be submitted for that test(s).
3.3 Criteria for Passing Qualification and Requalification
All failures shall be analyzed for root cause. Only when corrective and preventative actions are in
place, have been proven effective for valid failures, and the 8D methodology (Eight Discipline,
see JESD671) has been completed, the part may then be considered AEC Q100 qualified. The
supplier is responsible for proving the effectiveness of its 8D.
3.4 User Approval
User approval will be per IATF 16949, applicable customer specific requirements, or AIAG PPAP
requirements and is outside the scope of this document.
3.5 Qualification of a Pb-Free Device
Added requirements needed to address the special quality and reliability issues that arise when Lead
(Pb)-Free processing is utilized is specified in AEC-Q005 Pb-Free Requirements. Materials used in
Pb-Free processing include the termination plating and the board attach (solder). These new materials
usually require higher board attach temperatures to yield acceptable solder joint quality and reliability.
These higher temperatures may adversely affect the moisture sensitivity level of plastic packaged
semiconductors. As a result, new, more robust mold compounds may be required. If an encapsulation
material change is required to provide adequate robustness for Pb-Free processing of the device, the
supplier should refer to the process change qualification requirements in this specification.
Preconditioning should be performed at the Pb-free reflow classification temperatures described in
IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface
Mount Devices before environmental stress tests.
3.6 Qualification of a Device Using Copper (Cu) Wire Interconnects
Devices using Copper (Cu) wire shall have supporting data according AEC-Q006.
Page 7 of 44
AEC - Q100 - REV-J
August 11, 2023
4. QUALIFICATION TESTS
4.1 General Tests
Test flows are shown in Figure 3 and test details are given in Table 2. Not all tests apply to all devices.
For example, certain tests apply only to ceramic packaged devices, others apply only to devices with
NVM, and so on. The applicable tests for the particular device type are indicated in the “Note” column
of Table 2. The “Additional Requirements” column of Table 2 also serves to highlight test requirements
that supersede those described in the referenced test method. Any unique qualification tests or
conditions requested by the user and not specified in this document shall be negotiated between the
supplier and user requesting the test.
4.2 Device Specific Tests
The following tests must be performed. Generic data is not allowed for these tests. Device specific
data, if it already exists, is acceptable.
1. Electrostatic Discharge (ESD) - All product.
2. Latch-up (LU) - All product.
3. Electrical Distribution - All product. The supplier must demonstrate, over the operating temperature
grade, voltage, and frequency, that the device is capable of meeting the parametric limits of the
device specification. This data must be taken from at least three lots, or one matrixed (or skewed)
process lot, and must represent enough samples to be statistically valid, see Q100-009. It is
strongly recommended that the final test limits be established using AEC-Q001 Guidelines For Part
Average Testing.
4.3 Wearout Reliability Tests
Typically a product qualification according to this document is not sufficient to release a new technology
for manufacturing of automotive products. It is highly recommended to perform a technology
qualification using knowledge based methodologies as prerequisite to the product qualification.
Testing for the failure mechanisms listed below must be available to the user whenever a new
technology or material relevant to the appropriate wearout failure mechanism is to be qualified. The
data, test method, calculations, and internal criteria need not be demonstrated or performed on the
qualification of every new device, but should be available to the user upon request.
• Electromigration
• Time-Dependent Dielectric Breakdown (or Gate Oxide Integrity Test) - for all MOS technologies
• Hot Carrier Injection - for all MOS technologies below 1 micron
• Bias Temperature Instability - for all CMOS below 1 micron for NBTI and PBTI as appropriate
• Stress Migration
Page 8 of 44
AEC - Q100 - REV-J
August 11, 2023
Figure 3: Qualification Test Flow
Page 9 of 44
AEC - Q100 - REV-J
August 11, 2023
Table 2: Qualification Test Methods

TEST GROUP A – ACCELERATED ENVIRONMENT STRESS TESTS
SAMPLE NUMBER ACCEPT TEST
STRESS ABV # NOTES ADDITIONAL REQUIREMENTS
SIZE / LOT OF LOTS CRITERIA METHOD
Performed on surface mount devices only. PC performed

before THB/HAST, AC/UHST/TH, TC, and PTC stresses. It is
recommended that J-STD-020 be performed to determine
what preconditioning level to perform in the actual PC stress
per JESD22-A113. The minimum acceptable level for
qualification is level 3 per JESD22-A113. Where applicable,
preconditioning level and Peak Reflow Temperature must be
JEDEC reported when preconditioning and/or MSL is performed.
P, B, S, Delamination from the die surface in JESD22-A113/J-STD-
Preconditioning PC A1 G, C, F
77 3 0 Fails J-STD-020 020 is acceptable if the device passes the subsequent
JESD22-A113 Qualification tests. Any replacement of devices must be
reported.
Check 3 devices each from 3 lots (9 devices in total) for
delamination via AM (Acoustic Microscopy) after PC. Die
attach delamination greater than 50% for active die attach
(electrically or thermally active) must be reported. Wire
bonding surface delamination must be reported.
TEST before and after PC at room temperature.
For surface mount devices, PC before THB (85oC/85%RH for

JEDEC 1000 hours) or HAST (130oC/85%RH for 96 hours, or
Temperature-Humidity- THB or P, B, D, 110oC/85%RH for 264 hours). TEST before and after THB
A2 G, C, F
77 3 0 Fails JESD22-A101 or HAST at room and hot temperature (in that order).
Bias or Biased HAST HAST or A110 Intermediate read points to be tested at room temperature
only.
For surface mount devices, PC before AC (121oC/15psig for

96 hours) or unbiased HAST (130C/85%RH for 96 hours, or
Autoclave or Unbiased AC or JEDEC 110oC/85%RH for 264 hours). UHST is strongly preferable to
P, B, D,
HAST or Temperature- UHST A3 G, F
77 3 0 Fails JESD22-A102, AC. For packages sensitive to high temperatures and
Humidity (without Bias) or TH A118, or A101 pressure (e.g., BGA), PC followed by TH (85oC/85%RH) for
1000 hours may be substituted. TEST before and after AC,
UHST, or TH at room temperature.
Page 10 of 44
AEC - Q100 - REV-J
August 11, 2023
Table 2: Qualification Test Methods (continued)

TEST GROUP A – ACCELERATED ENVIRONMENT STRESS TESTS (CONTINUED)
PC before TC for surface mount devices.
Grade 0: -55ºC to +150ºC for 1500 cycles or equivalent.
Grade 1: -55oC to +150oC for 1000 cycles or equivalent.
Note: -65oC to 150oC for 500 cycles is also an allowed
test condition due to legacy use with no known lifetime
issues.
H, P, B, JEDEC TEST before and after TC at room and hot temperature.
Temperature Cycling TC A4 D, G, C, 77 3 0 Fails JESD22-A104 After completion of TC, decap five devices from one lot and
F and Appendix 3 perform WBP (test #C2) on corner bonds (2 bonds per corner)
and one mid-bond per side on each device. Preferred decap
procedure to minimize damage and chance of false data is
shown in Appendix 3.
To be implemented on or before Feb, 1st, 2024:
Check 3 devices each from 3 lots (9 devices in total) for
delamination in die attach (if electrically or thermally active) or
wire bonding surface areas via AM (Acoustic Microscopy) after
TC. The results shall be provided to the user upon request.
PC before PTC for surface mount devices. Test required only
on devices used in applications where repetitive changes in
power dissipation ≥ 1 watt and power rise times < 0.1s
H, P, B, resulting in junction temperature changes ≥ 40ºC are
Power Temperature JEDEC anticipated (e.g., smart power switches for inductive loads).
PTC A5 D, G, C, 45 1 0 Fails
JESD22-A105 Grade 0: Ta of -40ºC to +150ºC for 1000 cycles.
Cycling F Grade 1: Ta of -40ºC to +125ºC for 1000 cycles.
Grades 2 and 3: Ta -40ºC to +105ºC for 1000 cycles.
Thermal shut-down shall not occur during this test. TEST
before and after PTC at room and hot temperature.
Plastic Packaged Parts and Flip-Chip BGAs
Grade 0: +175ºC Ta for 1000 hours or +150ºC Ta for 2000
hours.
Grade 1: +150ºC Ta for 1000 hours or +175ºC Ta for 500
hours.
H, P, B, Grades 2 and 3: +125ºC Ta for 1000 hours or +150ºC Ta
High Temperature JEDEC
HTSL A6 D, G, K, 45 1 0 Fails
JESD22-A103
for 500 hours.
Storage Life C, F Ceramic Packaged Parts
+250ºC Ta for 10 hours or +200ºC Ta for 72 hours.
TEST before and after HTSL at room and hot temperature.
* NOTE: Data from Test B3 (EDR) can be substituted for
Test A6 (HTSL) if package and grade level requirements
are met.
Page 11 of 44
AEC - Q100 - REV-J
August 11, 2023

TEST GROUP B – ACCELERATED LIFETIME SIMULATION TESTS
For devices containing NVM, endurance preconditioning
must be performed before HTOL per Q100-005.
Grade 0: +150ºC Ta for 1000 hours.
Grade 1: +125oC Ta for 1000 hours.
HTOL NOTES:
1) HTOL stress times for the appropriate grade Ta are the
min requirement; the Tj of the test (measured or
calculated ) should be available.
2) Tj may be used instead of Ta when performing HTOL
provided that Tj of the device under HTOL conditions is
H, P, B, equal to or higher than the Tj maximum operating
High Temperature JEDEC (Tjopmax) of the particular device, but below the
HTOL B1 D, G, K, 77 3 0 Fails
JESD22-A108 absolute maximum Tj.
Operating Life F 3) If Tj is used to set the HTOL conditions, the minimum
stress of 1000 hours at the Ta of the device is to be
shown using activation energy of 0.7ev or other value
technically justified.
4) Vcc (max) at which dc and ac parametrics are guaranteed.
Thermal shut-down of the device shall not occur during
this test. TEST before and after HTOL at room, cold,
and finally hot temperature (preferred). An alternate
order is to test at room, hot, and finally cold
temperature.
5) If applicable, a drift analysis on the key performance and
reliability related electrical parameters after HTOL should
be performed to confirm a proper selection of guard bands
to meet the data sheet specification. For guidance on drift
analysis, refer to AEC-Q100-009.
Devices that pass this stress can be used to populate other

H, P, B, AEC
Early Life Failure Rate ELFR B2 N, G, F
800 3 0 Fails
Q100-008
stress tests. Generic data is applicable. TEST before and
after ELFR at room and hot temperature.
NVM Endurance, Data H, P, B, TEST before and after EDR at room and hot temperature.
AEC
Retention, and EDR B3 D, G, K, 77 3 0 Fails
Q100-005
Sample size and lot requirement applies to EACH of the
Operational Life F NVM tests per Q100-005.
Page 12 of 44
AEC - Q100 - REV-J
August 11, 2023

TEST GROUP C – PACKAGE ASSEMBLY INTEGRITY TESTS
AEC
H, P, B,
Wire Bond Shear WBS C1 D, G, C
CPK >1.67 Q100-001 At appropriate time interval for each bonder to be used.
AEC Q003
30 bonds from a
Condition C or D. For Au wire diameter 1mil, minimum pull
minimum of 5 devices CPK >1.67
MIL-STD883 strength after TC = 3 grams. For Au wire diameter <1mil, refer
H, P, B, or 0 Fails to Figure 2011-1 in MIL-STD-883 Method 2011 as a guideline
Wire Bond Pull WBP C2 D, G, C after TC
Method 2011
for minimum pull strength. For Au wire diameter <1mil, wire
AEC Q003 bond pull shall be performed with the hook over the ball bond
(test #A4)
and not at mid-wire.
If burn-in screening is normally performed on the device before

H, P, B, per JEDEC
Solderability SD C3 D, G, F
15 1
J-STD-002 J-STD-002
shipment, samples for SD must first undergo burn-in or
equivalent high temperature baking.
JEDEC
H, P, B, JESD22-B100 See applicable JEDEC standard outline and individual device
Physical Dimensions PD C4 G, F
10 3 CPK >1.67
and B108 spec for significant dimensions and tolerances.
AEC Q003
5 balls
AEC PC thermally (two reflow cycles) before integrity (mechanical)
B, D, G, from a
Solder Ball Shear SBS C5 F min. of 10
3 CPK >1.67 Q100-010 testing. Refer to J-STD-020 for Pb-free reflow profiles to be
AEC Q003 used for this test.
devices
10 leads No lead
H, P, D, JEDEC Not required for surface mount devices. Only required for
Lead Integrity LI C6 G
from each 1 breakage
JESD22-B105 through-hole devices.
of 5 parts or cracks
JEDEC
JESD22-B117, Ball Shear, is a reference method. The data,
20 bumps/pillars from a JESD22-B117
Bump Shear Test BST C7 D, F
minimum of 5 devices
CPK >1.67
or equivalent
test method, calculations and internal criteria should be
available to the user upon request for new technologies.
AEC-Q003
Page 13 of 44
AEC - Q100 - REV-J
August 11, 2023

TEST GROUP D – DIE FABRICATION RELIABILITY TESTS
The data, test method, calculations and internal criteria should

Electromigration EM D1 --- --- --- --- --- be available to the user upon request for new technologies.
Time Dependent The data, test method, calculations and internal criteria should
TDDB D2 --- --- --- --- --- be available to the user upon request for new technologies.
Dielectric Breakdown

Hot Carrier Injection HCI D3 --- --- --- --- --- be available to the user upon request for new technologies.
Bias Temperature The data, test method, calculations and internal criteria should
BTI D4 --- --- --- --- --- be available to the user upon request for new technologies.
Instability

Stress Migration SM D5 --- --- --- --- --- be available to the user upon request for new technologies.
Page 14 of 44
AEC - Q100 - REV-J
August 11, 2023

TEST GROUP E – ELECTRICAL VERIFICATION TESTS
Test is performed as specified in the applicable stress
Test program reference and the additional requirements in Table 2 and
to supplier illustrated in Figure 2. Test software used shall meet the
Pre- and Post-Stress H, P, B,
TEST E1 N, G, F
All All 0 Fails data sheet or requirements of Q100-007. All electrical testing before and
Function/Parameter user after the qualification stresses are performed to the limits of
specification the individual device specification in temperature and limit
value.
Target:
0 Fails TEST before and after ESD at room and hot temperature.
Device shall be classified according to the maximum withstand
2KV HBM voltage level and documented in the supplier qualification
(Classification report.
Electrostatic 2 or better) Device levels below specified targets (2KV or 1KV) require
H, P, B, See Test AEC specific user approval. Refer to Section 1.3.1.
Discharge Human HBM E2 D, F Method
1 For ≤ 28nm Q100-002
Body Model or RF Referring to a target level below 2kV (Classification 2) must be
operating reported in the data sheet.
frequency:
Rationale for classifying a pin as operating at RF frequency
1KV HBM shall be provided to the user upon request. JEDEC JEP155
(Classification can provide further guidance.
1C or better)
Target:
0 Fails
Test
TEST before and after ESD at room and hot temperature.
Condition 750 Device shall be classified according to the maximum withstand
corner pins, test condition and documented in the supplier qualification
Test report.
Condition 500
Electrostatic all other pins Device levels below specified targets (Test Condition 500 or
H, P, B, See Test AEC 250) require specific user approval. Refer to Section 1.3.1.
Discharge Charged CDM E3 D, F Method
1 (Classification
Q100-011
Device Model C2A or better) Referring to a target level below Test Conditions 750/500
(Classification C2A) must be reported in the data sheet.
For ≤ 28nm or
RF operating Rationale for classifying a pin as operating at RF frequency
frequency: shall be provided to the user upon request. JEDEC JEP157
Test can provide further guidance.
Condition 250
(Classification
C1 or better)
Page 15 of 44
AEC - Q100 - REV-J
August 11, 2023

TEST GROUP E – ELECTRICAL VERIFICATION TESTS (CONTINUED)
H, P, B, AEC See attached procedure for details on how to perform the test.
Latch-Up LU E4 D, F
3 1 0 Fails
Q100-004 TEST before and after LU at room and hot temperature.
Where AEC Supplier and user to mutually agree upon electrical

H, P, B,
Electrical Distributions ED E5 F
30 3 applicable, Q100-009 parameters to be measured and accept criteria. TEST at
CPK >1.67 AEC Q003 room, hot, and cold temperature.
AEC
Q100-007
AEC
Fault Grading FG E6 --- --- --- unless
Q100-007
For production testing, see Q100-007 for test requirements.
otherwise
specified
Characterization CHAR E7 --- --- --- --- AEC Q003 To be performed on new technologies and part families.
SAE J1752/3 See Appendix 5 for guidelines on determining the applicability

Electromagnetic of this test to the device to be qualified. This test and its accept
EMC E9 --- 1 1 --- – Radiated criteria is performed per agreement between user and supplier
Compatibility Emissions on a case-by-case basis.
Applicable to all smart power devices. This test and
Short Circuit AEC statistical evaluation (see Section 4 of Q100-012) shall be
SC E10 D, G 10 3 0 Fails
Q100-012 performed per agreement between user and supplier on a
Characterization
case-by-case basis.
JEDEC Applicable to devices with memory sizes 1Mbit SRAM or
Un-accelerated: DRAM based cells. Either test option (un-accelerated or
JESD89-1 accelerated) can be performed, in accordance to the
H, P, D,
Soft Error Rate SER E11 G
3 1 --- or referenced specifications. This test and its accept criteria is
Accelerated: performed per agreement between user and supplier on a
JESD89-2 & case-by-case basis. Final test report shall include detailed test
JESD89-3 facility location and altitude data.
Applicable to ALL Pb-free devices. Note the

See Test See Test See Test
Lead (Pb) Free LF E12 L
Method Method Method
AEC Q005 recommendations for all related solderability, solder heat
resistance and whisker requirements.
Page 16 of 44
AEC - Q100 - REV-J
August 11, 2023

TEST GROUP F – DEFECT SCREENING TESTS
Process Average The supplier determines the sample sizes and accept criteria
PAT F1 --- --- --- --- AEC Q001
Testing per the test methods. If these tests are not possible for a given
part, the supplier must provide justification. The supplier must
Statistical Bin/Yield perform some variant of PAT and SBA that meets the intent of
SBA F2 --- --- --- --- AEC Q002 the guideline.
Analysis
TEST GROUP G – CAVITY PACKAGE INTEGRITY TESTS

H, D, G, JEDEC Y1 plane only, 5 pulses, 0.5 msec duration, 1500 g peak

Mechanical Shock MS G1 W
15 1 0 Fails
JESD22-B110 acceleration. TEST before and after at room temperature.
20 Hz to 2 KHz to 20 Hz (logarithmic variation) in >4 minutes,

Variable Frequency H, D, G, JEDEC
VFV G2 W
15 1 0 Fails
JESD22-B103
4X in each orientation, 50 g peak acceleration. TEST before
Vibration and after at room temperature.
Y1 plane only, 30 K g-force for <40 pin packages, 20 K g-force
H, D, G, MIL-STD-883
Constant Acceleration CA G3 W
15 1 0 Fails
Method 2001
for 40 pins and greater. TEST before and after at room
temperature.
MIL-STD-883 Any single-specified fine test followed by any single-specified

Gross/Fine Leak GFL G4 H, D, G 15 1 0 Fails
Method 1014 gross test.
Drop part on each of 6 axes once from a height of 1.2m onto

H, D, G,
Package Drop DROP G5 W
5 1 0 Fails --- a concrete surface. This test is for MEMS cavity devices only.
TEST before and after DROP at room temperature.
MIL-STD-883
Lid Torque LT G6 H, D, G 5 1 0 Fails
Method 2024
H, D, G, MIL-STD-883
Die Shear DS G7 W
5 1 0 Fails
Method 2019
To be performed before cap/seal for all cavity devices.
MIL-STD-883
Internal Water Vapor IWV G8 H, D, G 5 1 0 Fails
Method 1018
Page 17 of 44
AEC - Q100 - REV-J
August 11, 2023
Legend for Table 2

Notes: BRequired for Solder Ball Surface Mount Packaged (BGA) devices.
CTest conditions and sample sizes for Cu wire devices shall be per AEC-Q006.
DDestructive test, devices are not to be reused for qualification or production.
FRequired for Flip-Chip BGA (substrate based) packaged devices.
GGeneric data allowed. See Section 2.3 and Appendix 1.
HRequired for hermetic packaged devices.
KUse method AEC-Q100-005 for preconditioning a stand-alone Non-Volatile Memory integrated circuit
or an integrated circuit with a Non-Volatile Memory module.
L Required for Pb-free devices.
N Nondestructive test, devices can be used to populate other tests or they can be used for production.
P Required for plastic packaged devices.
S Required for surface mount plastic packaged devices.
W Required for wire bonded die only without overmolding at the wire.
# Reference Number for the particular test.
* All electrical testing before and after the qualification stresses are performed to the limits of the
individual device specification in temperature and limit value.
Page 18 of 44
AEC - Q100 - REV-J
August 11, 2023
Table 3: Process Change Qualification Guidelines for the Selection of Tests

A2 Temperature Humidity Bias / HAST C2 Wire Bond Pull D3 Hot Carrier Injection E10 Short Circuit Characterization
A3 Autoclave / Unbiased HAST C3 Solderability D4 Bias Temperature Instability E11 Soft Error Rate
A4 Temperature Cycling C4 Physical Dimensions D5 Stress Migration E12 Pb-Free
A5 Power Temperature Cycling C5 Solder Ball Shear E2 Human Body Model ESD G1-G4 Mechanical Series
A6 High Temperature Storage Life C6 Lead Integrity E3 Charged Device Model ESD G5 Package Drop
B1 High Temperature Operating Life C7 Bump Shear E4 Latch-up G6 Lid Torque
B2 Early Life Failure Rate D1 Electromigration E5 Electrical Distribution G7 Die Shear
B3 NVM Endurance, Data Retention D2 Time Dependent E7 Characterization G8 Internal Water Vapor
C1 Wire Bond Shear Dielectric Breakdown E9 Electromagnetic Compatibility
Note: A letter or "⚫" indicates that performance of that stress test should be considered for the appropriate process change. Reason for not performing a considered
test should be given in the qualification plan or results.
E10
E11
E12
G1-
Table 2 Test #
G4
DROP G5
G6
G7
G8
A2
A3
A4
A5
HTSL A6
HTOL B1
ELFR B2
B3
C1
C2
C3
C4
C5
C6
C7
D1
TDDB D2
D3
D4
D5
E2
E3
E4
E5
CHAR E7
E9
MECH
WBS
WBP
HBM
CDM
EMC
Test Abbreviation
EDR
SER
SBS
THB
BST
PTC
IWV
HCI
BTI
EM
SM
AC
SD
PD
ED
SC
DS
TC
LU
LF
LT
LI
DESIGN
Active Element Design ⚫ ⚫ M ⚫ ⚫ DJ D D D D D ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ F
Circuit Rerouting A M ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
Wafer Dimension/
E M ⚫ ⚫ E E ⚫ E E E ⚫
Thickness
WAFER FAB
Lithography ⚫ ⚫ M ⚫ G ⚫ ⚫ ⚫ ⚫
Die Shrink ⚫ ⚫ M ⚫ ⚫ DJ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
Diffusion/Doping M ⚫ G ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
Polysilicon ⚫ M ⚫ DJ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
Metallization/Via/
⚫ ⚫ ⚫ M ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
Contacts
Passivation/Oxide/ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫
K K M GN DJ K
Interlevel Dielectric
Backside Operation ⚫ M ⚫ M M ⚫ ⚫ H H
FAB Site Transfer ⚫ ⚫ ⚫ M ⚫ ⚫ J ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ H H
WAFER BUMPING
Redistribution Layer ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫
Under Bump Metal ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫
Bump Material ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫
Bump Site Transfer ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫
ASSEMBLY
Die Overcoat/ Underfill ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫ H
Leadframe Plating ⚫ ⚫ ⚫ M ⚫ C ⚫ ⚫ L H
Bump Material/ Metal
⚫ ⚫ ⚫ M ⚫ ⚫ ⚫ ⚫ ⚫ L
System
Leadframe Material ⚫ ⚫ M ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ L H H
Leadframe Dimension ⚫ ⚫ M ⚫ ⚫ ⚫ ⚫ L H
Wire Bonding ⚫ ⚫ ⚫ Q ⚫ ⚫ ⚫ M ⚫ H
Die Scribe/ Separate ⚫ ⚫ ⚫ M
Die Preparation/ ⚫ ⚫ M ⚫ ⚫ ⚫ H
Clean
Package Marking B
Die Attach ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫ L H H H
Molding Compound ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ L
Molding Process ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫ ⚫ ⚫ L
Hermetic Sealing H H H H H H H H
New Package ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ T ⚫ ⚫ ⚫ ⚫ ⚫ L H H H
Substrate/Interposer ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫ ⚫ T L H H H
Assembly Site
Transfer ⚫ ⚫ ⚫ M ⚫ ⚫ ⚫ ⚫ ⚫ ⚫ T ⚫ ⚫ L H H H
A Only for peripheral routing E Thickness only J EPROM or E2PROM N Passivation and gate oxide
B For symbol rework, new cure time, temp F MEMS element only K Passivation only Q Wire diameter decrease
C If bond to leadfinger G Only from non-100% burned-in parts L For Pb-free devices only T For Solder Ball SMD only
D Design rule change H Hermetic only M For devices requiring PTC
Page 19 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix 1: Definition of a Product Qualification Family

AECQ100 provides the following guideline for use of generic data to accelerate and streamline the qualification
process for suppliers and users. Suppliers and users can use this guideline to reach mutual agreement on how
to utilize generic data when it is appropriate.
For devices to be categorized in a product qualification family, they all must share the same major product,
process and materials elements as defined below. The qualification of a particular product will be defined
within, but not limited to, the categories listed below. Critical product functional details as defined in Section
A1.1 and critical process steps and materials as defined in Sections A1.2 and A1.3 do not need to be matched
exactly, but shall cover worst cases in application of the family generic data through technical justification.
All products in the same product qualification family are qualified by association when one family member
successfully completes qualification with the exception of the device specific requirements of Section 4.2.
For broad changes that involve multiple attributes (e.g., site, materials, processes), refer to Section A1.5 of this
appendix and Section 2.4 of Q100, which allows for the selection of worst-case test vehicles to cover all the
possible permutations.
A1.1 Product
a. Product functionality (e.g., Op-Amp, regulator, microprocessor, Logic - HC/TTL)

b. Operating supply voltage range(s)
c. Specified operating temperature range
d. Specified operating frequency range
e. Design library cells for the fab technology
• Memory IP (e.g., cell structure, building block)
• Digital design library cells (e.g., circuit blocks, IO modules, ESD cells) and/or analog design
library cells (e.g., active circuit elements, passive circuit elements) at data sheet voltage level(s)
and at data sheet or better temperature range, and power dissipation
• Speed/performance of the library cells
f. Memory type(s) and sizes
g. Design rules for active circuits under pads
h. Other functional characteristics as defined by supplier
For parts specified to operate at different power supplies (e.g., 5.0 V and 3.3 V), product qualification
family data should be presented for both supply ranges.
For parts specified to operate at different temperature ranges, three (3) lots of data from the product
qualification family at the temperature of the device in the data sheet need to be presented with Table
2 E1 TEST data. Stress classification at the temperature specified in Q100 Table 2 groups A, B, E,
and G must be equal to or higher than the device qualified. Three (3) lots of data from the product
family at the frequency of the device in the data sheet need to be presented with Table 2 E1 TEST data
at the temperature specified in Q100 Table 2 groups A, B, E, and G. All memory types must be
demonstrated to be qualified over three (3) lots using largest memory size to be qualified for devices in
the family. If the part to be qualified has a larger memory size than the one already qualified, the
supplier must perform at least one lot of testing on the larger memory configuration.
Page 20 of 44
AEC - Q100 - REV-J
August 11, 2023
A1.2 Fab Process
Each process technology (e.g., CMOS, NMOS, Bipolar) must be considered and qualified separately.
No matter how similar, processes from one fundamental fab technology cannot be used for another.
For BiCMOS devices, data must be taken from the appropriate technology based on the circuit under
consideration.
“Worst case” family requalification with the appropriate tests is required when the process or a material
is changed (see Table A1.1 and Table A1.2 for guidelines). The important attributes defining a fab
process are listed below:
a. Wafer Fab Technology (e.g., CMOS, NMOS, Bipolar)
b. Wafer Fab Process - consisting of the same attributes listed below:

• Circuit element feature size (e.g., layout design rules, die shrinks, contacts, gates, isolations)
• Substrate (e.g., orientation, doping, epi, wafer size)
• Number of masks (supplier must show justification for waiving this requirement)
• Lithographic process (e.g., contact vs. projection, E-beam vs. X-ray, photoresist polarity)
• Doping process (e.g., diffusion vs. ion implantation)
• Gate structure, material and process (e.g., polysilicon, metal, salicide, wet vs. dry etch)
• Polysilicon material, thickness range & number of levels
• Oxidation process and thickness range (e.g., gate & field oxides)
• Interlayer dielectric material & thickness range
• Metallization material, thickness range & number of levels
• Passivation process (e.g., passivation oxide opening), material, & thickness range
• Die backside preparation process & metallization
c. Wafer Fab Site
A1.3 Assembly Process – Plastic, Ceramic, or Flip-Chip BGA
The processes for plastic and ceramic package technologies must be considered and qualified
separately. For devices to be categorized in a qualification family, they all must share the same major
process and material elements as defined below. Family requalification with the appropriate tests is
required when the process or a material is changed. The supplier must submit technical justification to
the user to support the acceptance of generic data with pin (ball) counts, die sizes, substrate
dimensions/material/thickness, paddle sizes and die aspect ratios different than the device to be
qualified. The supplier must possess technical data to justify the acceptance of generic data. The
important attributes defining a qualification family are listed below:
a. Package Type (e.g., DIP, SOIC, PLCC, QFP, PGA, PBGA, FC-BGA)
• Worst case within same package type (e.g., package warpage due to coefficients of thermal
expansion mismatch)
• Range of paddle (flag) size (maximum & minimum dimensions) qualified for the die size/aspect
ratio under consideration
• Substrate base material (e.g., PBGA, FC-BGA)
• Non-packaged devices (e.g., bare die, WL-CSP) are outside the scope of this section.
b. Assembly Process - consisting of the same attributes listed below:

• Leadframe base material
• Leadframe plating process & material (internal & external to the package)
• Die header / Thermal pad material
• Die attach material
• Wire bond material & diameter
• Wire bond method, presence of downbonds, & process
Page 21 of 44
AEC - Q100 - REV-J
August 11, 2023
• Plastic mold compound material, organic substrate material, or ceramic package material
• Solder Ball metallization system (if applicable)
• Heatsink type, material, & dimensions
• Underfill material
• Redistribution layer, under bump metallization (UBM), and bump material
• Thermal interface material for lidded FCBGA
• Plastic Mold Compound Supplier/ID
• Die Preparation/Singulation
c. Assembly Site
A1.4 Qualification/Requalification Lot Requirements
Table A1.1: Part Qualification/Requalification Lot Requirements
Part Information Lot Requirements for Qualification
New device and no applicable generic data. Lot and sample size requirements per Table 2.
A part in a product family is qualified with 3 lots
Only device specific tests as defined in Section
of generic data. The part to be qualified is less
4.2 are required. Lot and sample size
complex and meets the product Family
requirements per Table 2 for the required tests.
Qualification Definition per Appendix 1.
A part in a product family is qualified with 3 lots
of generic data. The part to be qualified is
slightly more complex, with similar product
Review Table 3 to determine which tests from
functionality, meeting the product family
Table 2 should be considered. One (1) lot
qualification definition per Appendix 1.
wafer / assembly lot and sample sizes per
Examples for one (1) lot wafer / assembly
Table 2 for the required tests.
qualification, would be, increasing ADC
performance from 12 to 14 bits or package pin
count from 16 to 20.
Review Table 3 to determine which tests from
Part process change. Table 2 should be considered. Lot and sample
sizes per Table 2 for the required tests.
The electrical end-point testing on at least 3 lots
Part was environmentally tested to all the test (that completed qualification testing) must meet
extremes, but was electrically end-point tested or exceed the temperature extremes for the
at a temperature less than the Grade required. device Grade required. Sample sizes shall be
per Table 2.
Qualification/Requalification involving multiple
Refer to Appendix 1, Section A1.5.
sites.
Qualification/Requalification involving multiple

Refer to Appendix 1, Section A1.5.
families.
Page 22 of 44
AEC - Q100 - REV-J
August 11, 2023
Table A1.2: Examples for Generic Data Use
The cases listed in the generic data portion of the table signify those scenarios in which a product and site
combination has been previously qualified and generic data exists. The use options of generic data described
in each case define the allowable generic data for device An in the qualification portion of the table.
Guidelines for using Table A1.2:

1. Product An is a product to be qualified that belongs to Product Family A.
2. Product A1 should be representative of the product family, possibly a more complex case family part
(e.g., 60V regulator vs. 45V regulator, 8 channel vs. 4 channel amplifier) that would cover most, if not
all, other family parts.
3. Same Fab is same process node and materials. Different Fab has one or more different process
elements.
4. Same Assembly is same process, materials and package type. Different Assembly has one or more
different process, material elements or package elements.
5. New test is qualification tests per Section 4.1
6. Fab process C1 is the same as C except for one or more different elements (e.g., Al to Cu metal).
7. Assembly process E1 is the same as E except for one or more different elements (e.g. Al to Cu bond
wire, mold compound).
8. Product B is functionally different from Product A (e.g., logic vs. analog, voltage regulator vs.
amplifier).
9. Increased product complexity can decrease the applicability for portion of the table below.
New Qualification Scenario (Definition of Part to be Qualified)

Min. Lots of
Assembly Product/Process
Case Description Product Fab Site Data Needed for
Site (defined in Appendix A1)
Qualification
• 1 lot ESD and LU; 3 lots
New ED AC(E) and 1 lot HTOL
This is the unqualified
Device / An C E 3 minimum on AnCE in
device / product
Product addition to below for all
cases
Previously Qualified Scenario (Existing Generic Data)

Assembly Lots of Generic Use Options of Generic
Case Description Product Fab Site
Site Data Available Data
B from a different No Option

1 B C E 3
product family • 3 lots AnCE (new test)
No Option
2A C F 3
• 3 lots using An (new test)
B from a different
B
product family No Option
2B D E 3
• 3 lots AnCE (new test)
Different Fab Process

and different site as A1
No Option
3 A1 D F 3
• 3 lots using An (new test)
Different Assembly and
different site as A1
Page 23 of 44
AEC - Q100 - REV-J
August 11, 2023
Table A1.2: Examples for Generic Data Use (Continued)
Previously Qualified Scenario (Existing Generic Data) (continued)
Assembly Lots of Generic Use Options of Generic

Case Description Product Fab Site
Site Data Available Data
One or more elements • 3 lots AnCE (new test)

of the fab process is OR
different than the base • 2 lots AnCE (new test)
4A process C1 E 3 + 2 lots A1C1E (generic)
OR
Same Assembly • 1 lot AnCE (new test)
Process and site as A1 + 3 lots A1C1E (generic)
A1
Same Fab Process and • 3 lots AnCE (new test)
same site as A1 OR
4B One or more elements C E1 3 + 2 lots A1CE1 (generic)
of the assembly OR
process is different than • 1 lot AnCE (new test)
the base process E + 3 lots A1CE1 (generic)
Same Fab Process and
OR
site as An
5A C F 3 + 2 lots A1CF (generic)
Same Assembly
OR
Process but different
site as An • 1 lot AnCE (new test)
+ 3 lots A1CF (generic)
A1
Same Fab Process, but OR
different site as An • 2 lots AnCE (new test)
5B D E 3 + 2 lots A1DE (generic)
Same Assembly OR
Process and site as An • 1 lot AnCE (new test)
+ 3 lots A1DE (generic)
Same Fab Process and
site as An
6 A1 C E 3 • 3 lots A1CE (Generic)
Same Assembly
Process and site as An
Page 24 of 44
AEC - Q100 - REV-J
August 11, 2023
A1.5 Qualification of Changes in Multiple Sites and Families
A1.5.1 Multiple Sites
When the specific product or process attribute to be qualified or requalified will affect more than one
wafer fab site or assembly site, a minimum of one lot of testing per affected site is required.
A1.5.2 Multiple Families
When the specific product or process attribute to be qualified or requalified will affect more than one
wafer fab family or assembly family, the qualification test vehicles should be: 1) One lot of a single
device type from each of the families that are projected to be most sensitive to the changed attribute,
or 2) Three lots total (from any combination of acceptable generic data and stress test data) from the
most sensitive families if only one or two families exist.
Below is the recommended process for qualifying changes across many process and product families:
a. Identify all products affected by the proposed process changes.
b. Identify the critical structures and interfaces potentially affected by the proposed process change.
c. Identify and list the potential failure mechanisms and associated failure modes for the critical
structures and interfaces (see the example in Table A1.3). Note that steps (a) to (c) are equivalent
to the creation of an FMEA.
d. Define the product groupings or families based upon similar characteristics as they relate to the
structures and device sensitivities to be evaluated, and provide technical justification to document
the rationale for these groupings.
e. Provide the qualification test plan, including a description of the change, the matrix of tests, and
the representative products that will address each of the potential failure mechanisms and
associated failure modes.
f. Robust process capability must be demonstrated at each site (e.g., control of each process step,
capability of each piece of equipment involved in the process, equivalence of the process step-by-
step across all affected sites) for each of the affected process steps.
Table A1.3: Example of Failure Mode/Mechanism List for a Passivation Change
Critical Structure or Potential Failure Associated Failure

On These Products
Interface Mechanism Modes
Passivation Cracking -
Functional Failures All Die
Passivation to Mold Corrosion
Compound Interface Mold Compound - Corner Wire Bond
Large Die
Passivation Delamination Failures
Die with Minimum
Stress-Induced Voiding Functional Failures
Passivation to Width Metal Lines
Metallization Interface Leakage, Parametric
Ionic Contamination All Die
Shifts
Polysilicon and Active Parametric Shifts (e.g.,
Piezoelectric Leakage Analog Products
Resistors Resistance, Gain, Offset)
Page 25 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix 2: Q100 Certification of Design, Construction and Qualification

Supplier Name: Date:
The following information is required to identify a device that has met the requirements of AEC-Q100. Submission of the
required data in the format shown below is optional. All entries must be completed; if a particular item does not apply,
enter "Not Applicable". An editable template can be downloaded from the AEC website at http://www.aecouncil.com.
This template is available as a stand-alone document.
Item Name Supplier Response

1. User’s Part Number:
2. Supplier’s Part Number/Data Sheet:
3. Device Description:
4. Wafer/Die Fab Location & Process ID:
a. Facility name/plant #:
b. Street address:
c. Country:
5. Wafer Probe Location:
b. Street address:
c. Country:
6. Assembly Location & Process ID:
b. Street address:
c. Country:
7. Final Quality Control A (Test) Location:
b. Street address:
c. Country:
8. Wafer/Die:
a. Wafer size:
b. Die family:
c. Die mask set revision & name:
d. Die photo: See attached Not available
9. Wafer/Die Technology Description:
a. Wafer/Die process technology:
b. Die channel length:
c. Die gate length:
d. Die supplier process ID (Mask #):
e. Number of transistors or gates:
f. Number of mask steps:
10. Die Dimensions:
a. Die width:
b. Die length:
c. Die thickness (finished):
11. Die Metallization:
a. Die metallization material(s):
b. Number of layers:
c. Thickness (per layer):
d. % of alloys (if present):
12. Die Passivation:
a. Number of passivation layers:
b. Die passivation material(s):
c. Thickness(es) & tolerances:
Page 26 of 44
AEC - Q100 - REV-J
August 11, 2023
12a. Wafer Bump:

a. UBM stack & thickness:
b. UBM dimensions:
c. Bump dimensions:
d. Bump material:
13. Die Overcoat Material (e.g., Polyimide):
14. Die Cross-Section Photo/Drawing: See attached Not available
15. Die Prep Backside:
a. Die prep method:
b. Die metallization:
c. Thickness(es) & tolerances:
16. Die Separation Method:
a. Kerf width (m):
b. Kerf depth (if not 100% saw):
c. Saw method: Single Dual
17. Die Attach:
a. Die attach material ID:
b. Die attach method:
c. Die placement diagram: See attached Not available
18. Package:
a. Type of package (e.g., plastic, ceramic,
flip-chip, unpackaged):
b. Ball/lead count:
c. JEDEC designation (e.g., MS029,
MS034):
d. Lead (Pb) free (< 0.1% homogenous
material): Yes No
e. Package outline drawing: See attached Not available
19. Mold Compound:
a. Mold compound supplier & ID:
b. Mold compound type:
c. Flammability rating: UL 94 V1 UL 94 V0
d. Fire Retardant type/composition:
e. Tg (glass transition temperature)(C):
f. CTE (above & below Tg)(ppm/C): CTE1 (above Tg) = CTE2 (below Tg) =
20. Wire Bond:
a. Wire bond material:
b. Wire bond diameter (mils):
c. Type of wire bond at die:
d. Type of wire bond at leadframe:
e. Wire bonding diagram: See attached Not available
21. Leadframe (if applicable):
a. Paddle/flag material:
b. Paddle/flag width (mils):
c. Paddle/flag length (mils):
d. Paddle/flag plating composition:
e. Paddle/flag plating thickness (inch):
f. Leadframe material:
g. Leadframe bonding plating composition:
h. Leadframe bonding plating thickness
(inch):
i. External lead plating composition:
j. External lead plating thickness (inch):
Page 27 of 44
AEC - Q100 - REV-J
August 11, 2023
22. Substrate (if applicable):

a. Substrate material (e.g., FR5, BT):
b. Substrate thickness (mm):
c. Number of substrate metal layers:
d. Plating composition of ball solderable
surface:
e. Panel singulation method:
f. Solder ball composition:
g. Solder ball diameter (mils):
23. Unpackaged Die (if not packaged):
a. Under Bump Metallurgy (UBM)
composition:
b. Thickness of UBM metal:
c. Bump composition:
d. Bump size:
24. Header Material (if applicable):
25. Thermal Resistance:
a. JA C/W (approx):
b. JC C/W (approx):
c. Special thermal dissipation construction
techniques:
26. Test circuits, bias levels, & operational
conditions imposed during the supplier’s life See attached Not available
and environmental tests:
27. Fault Grade Coverage (%) % Not digital circuitry
28. Maximum Process Exposure Conditions: * Note: Temperatures are as measured on the center of
the plastic package body top surface.
a. MSL @ rated SnPb temperature: at C (SnPb)
b. MSL @ rated Pb-free temperature: at C (Pb-free)
c. Maximum dwell time @ maximum
process temperature:
Attachments: Requirements:
Die Photo
1. A separate Certification of Design, Construction &
Package Outline Drawing Qualification must be submitted for each P/N, wafer
fab, and assembly location.
Die Cross-Section Photo/Drawing
Wire Bonding Diagram 2. Design, Construction & Qualification shall be
Die Placement Diagram signed by the responsible individual at the supplier
who can verify the above information is accurate and
Test Circuits, Bias Levels, & complete. Type name and sign below.
Conditions
Completed by: Date: Certified by: Date:
Typed or
Printed:
Signature:
Title:
Page 28 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix 3: Plastic Package Opening for Wire Bond Testing
A3.1 Purpose
The purpose of this Appendix is to define a guideline for opening plastic packaged devices so that
reliable wire pull or bond shear results will be obtained. This method is intended for use in opening
plastic packaged devices to perform wire pull testing after temperature cycle testing or for bond shear
testing.
A3.2 Materials and Equipment
A3.2.1 Etchants
Various chemical strippers and acids may be used to open the package dependent on your experience
with these materials in removing plastic molding compounds. Red Fuming Nitric Acid has demonstrated
that it can perform this function very well on novolac type epoxies, but other materials may be utilized
if they have shown a low probability for damaging the bond pad material.
A3.2.2 Plasma Strippers
Various suitable plasma stripping equipment can be utilized to remove the plastic package material.
A3.3 Procedure
a. Using a suitable end mill type tool or dental drill, create a small impression just a little larger than
the chip in the top of the plastic package. The depth of the impression should be as deep as
practical without damaging the loop in the bond wires.
b. Using a suitable chemical etchant or plasma etcher, remove the plastic material from the surface
of the die, exposing the die bond pad, the loop in the bond wire, and at least 75% of the bond wire
length. Do not expose the wire bond at the lead frame (these bonds are frequently made to a silver
plated area and many chemical etchants will quickly degrade this bond making wire pull testing
impossible).
c. Using suitable magnification, inspect the bond pad areas on the chip to determine if the package
removal process has significantly attacked the bond pad metallization. If a bond pad shows areas
of missing metallization, the pad has been degraded and shall not be used for bond shear or wire
pull testing. Bond pads that do not show attack can be used for wire bond testing.
Page 29 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix 4: Minimum Requirements for Qualification Plans and Results

The following information is required as a minimum to identify a device that has met the requirements of AEC-
Q100 (see Appendix Templates 4A and 4B). Submission of data in this format is optional. However, if these
templates are not used, the supplier must ensure that each item on the template is adequately addressed. The
templates can be downloaded from the AEC website at http://www.aecouncil.com.
A4.1 Plans
1. Part Identification: Customer P/N and supplier P/N.

2. Site or sites at which life testing will be conducted.
3. List of tests to be performed (e.g., JEDEC method, Q100 method, MIL-STD method) along with
conditions. Include specific temperature(s), humidity, and bias to be used.
4. Sample size and number of lots required.
5. Time intervals for end-points (e.g., 0 hour, 500 hour, 1000 hour).
6. Targeted start and finish dates for all tests and end-points.
7. Supplier name and contact.
8. Submission date.
9. Material and functional details and test results of devices to be used as generic data for
qualification. Include rationale for use of generic data.
A4.2 Results
All of above plus:
1. Date codes and lot codes of parts tested.

2. Process identification.
3. Fab and assembly locations.
4. Mask number or designation.
5. Number of failures and number of devices tested for each test.
6. Reports on failure analyses for all failures and proven corrective actions if applicable to be
submitted with results.
Page 30 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix Template 4A: AEC-Q100 Qualification Test Plan

Q100J QUALIFICATION TEST PLAN
USER COMPANY: DATE:
USER P/N: TRACKING NUMBER:
USER SPEC #: USER COMPONENT ENGINEER:
SUPPLIER COMPANY: SUPPLIER MANUFACTURING SITES:
SUPPLIER P/N: PPAP SUBMISSION DATE:
SUPPLIER FAMILY TYPE: REASON FOR QUALIFICATION:
Test Conditions/S.S. per Lot/# REQUIREMENTS RESULTS
STRESS TEST ABV TEST# TEST METHOD Lots (identify temp, RH, & bias) S.S # LOTS Fails/S.S./# lots
JEDEC J-STD-020 Peak Reflow Temp. =
Preconditioning PC A1 JESD22-A113
Min. MSL = 3 MSL =
Preconditioning used =
Temperature Humidity Bias or HAST THB / HAST A2 JESD22-A101/A110 77 3
Autoclave or Unbiased HAST or AC / UHST /
A3 JESD22-A102/A118/A101 77 3
Temperature Humidity TH
Temperature Cycle TC A4 JESD22-A104 77 3
Power Temperature Cycling PTC A5 JESD22-A105 45 1
High Temperature Storage Life HTSL A6 JESD22-A103 45 1
High Temperature Operating Life HTOL B1 JESD22-A108 77 3
Early Life Failure Rate ELFR B2 AEC Q100-008 800 3
NVM Endurance, Data Retention, &
EDR B3 AEC Q100-005 77 3
Operational Life
Wire Bond Shear WBS C1 AEC Q100-001 5 1
Wire Bond Pull Strength WBP C2 MIL-STD-883 - 2011 5 1
Solderability SD C3 J-STD-002 15 1
Physical Dimensions PD C4 JESD22-B100/B108 10 3
Solder Ball Shear SBS C5 AEC Q100-010 10 3
Lead Integrity LI C6 JESD22-B105 5 1
Bump Shear BST C7 JESD22-B117 20 bumps/pillars from 5 devices 5 1
Electromigration EM D1
Time Dependent Dielectric Breakdown TDDB D2
Hot Carrier Injection HCI D3
Bias Temperature Instability BTI D4
Stress Migration SM D5
Pre- and Post-Stress Electrical Test TEST E1 Test to spec
ESD - Human Body Model HBM E2 AEC Q100-002 See Test Method
ESD - Charged Device Model CDM E3 AEC Q100-011 See Test Method
Latch-Up LU E4 AEC Q100-004 3 1
Electrical Distributions ED E5 AEC Q100-009 30 3
Fault Grading FG E6 AEC-Q100-007
Characterization CHAR E7 AEC Q003
Electromagnetic Compatibility EMC E9 SAE J1752/3 1 1
Short Circuit Characterization SC E10 AEC Q100-012 10 3
Soft Error Rate SER E11 JESD89-1, -2, -3 3 1
Lead Free LF E12 Q005
Process Average Test PAT F1 AEC Q001
Statistical Bin/Yield Analysis SBA F2 AEC Q002
Hermetic Package Tests MECH G1-4 Series 15 1
Package Drop DROP G5 5 1
Lid Torque LT G6 MIL-STD-883 - 2024 5 1
Die Shear Strength DS G7 MIL-STD-883 - 2019 5 1
Internal Water Vapor IWV G8 MIL-STD-883 - 1018 5 1
Approved by:
Supplier: (User Engineer)
Page 31 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix Template 4B: AEC-Q100 Generic Data

Objective: Package: Qual Plan Ref #:
Device: Fab/Assy/Test: Date Prepared:
Cust PN: Device Engr: Prepared by:
Maskset: Product Engr: Date Approved:
Die Size: Component Engr: Approved by:
End-Point Sample # of Total # Part to be Differences Generic Differences Generic Differences

Test # ABV Q100 Test Conditions
Requirements Size/Lot Lots Units Qualified from Q100 Family part A from Q100 Family part B from Q100
All surface mount parts prior to
A1 PC JEDEC J-STD-020 TEST = ROOM
A2, A3, A4, A5
THB / TEST = ROOM and

A2 JESD22-A101/A110 HOT 77 3 231
HAST
AC / UHST JESD22-
A3 TEST = ROOM 77 3 231
/ TH A102/A118/A101
A4 TC JESD22-A104 TEST = HOT 77 3 231
TEST = ROOM and
A5 PTC JESD22-A105 HOT 45 1
TEST = ROOM and
A6 HTSL JESD22-A103 HOT 45 1
TEST = ROOM,
B1 HTOL JESD22-A108 COLD, and HOT 77 3 231
TEST = ROOM and
B2 ELFR AEC Q100-008 HOT 800 3 2400
TEST = ROOM and
B3 EDR AEC Q100-005 HOT 77 3 231
An appropriate time period for
C1 WBS AEC Q100-001 Cpk>1.67 and in SPC
each bonder to be used
C2 WBP MIL-STD-883 – 2011

C3 SD J-STD-002 per J-STD-002 15 1 15
C4 PD JESD22-B100/B108 Cpk > 1.67 10 3 30
Two reflow cycles before
C5 SBS AEC Q100-010 SBS
No lead breakage or 10 leads from
C6 LI JESD22-B105 finish cracks each of 5 1 5
20
C7 BST JESD22-B117 bumps/pillars 1 5
from each of 5
D1 EM
D2 TDDB
D3 HCI
D4 BTI
D5 SM
All parametric and
E1 TEST functional tests
All units - All
TEST = ROOM and
E2 HBM AEC Q100-002 HOT 1 Var.
TEST = ROOM and
E3 CDM AEC Q100-011 HOT 1 Var.
TEST = ROOM and
E4 LU AEC Q100-004 HOT 3 1 3
TEST = ROOM,
E5 ED AEC Q100-009 HOT, and COLD 30 3 90
E6 FG AEC Q100-007
E7 CHAR AEC Q003
E9 EMC SAE J1752/3 1 1 1
E10 SC AEC Q100-012 10 3 30
E11 SER JESD89-1, -2, -3 3 1 3
E12 LF Q005
F1 PAT AEC Q001 All units - All
F2 SBA AEC Q002 All units - All
G1 MS JESD22-B104 TEST = ROOM 15 1 15
G2 VFV JESD22-B103 TEST = ROOM 15 1 15
G3 CA MIL-STD-883 – 2001 TEST = ROOM 15 1 15
G4 GFL MIL-STD-883 – 1014 15 1 15
G5 DROP TEST = ROOM 5 1 5
G6 LT MIL-STD-883 – 2024 5 1 5
G7 DS MIL-STD-883 – 2019 5 1 5
G8 IWV MIL-STD-883 - 1018 5 1 3
Page 32 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix Template 4B: AEC-Q100 Generic Data (continued)

Part Attributes Part to be Qualified Generic Family Part A Generic Family Part B
User Part Number
Supplier Part Number
A1.1 Product
Product Functionality (e.g., Op-
Amp, Regulator, Microprocessor,
Logic – HC/TTL)
Operating Supply Voltage Range(s)
Specified Operating Temperature
Range
Specified Operating Frequency
Range
1
Analog Design Library Cells (e.g.,
active circuit elements, passive
circuit elements)
1
Digital Design Library Cells (e.g.,
circuit blocks, IO modules, ESD
cells)
Memory IP (e.g., cell structure,
building block)
Memory Type(s) & Size(s)
Design Rules for Active Circuits
under Pads
Other Functional Characteristics
(as defined by supplier)
A1.2 Fab Process
Wafer Fab Technology (e.g.,
CMOS, NMOS, Bipolar)
Circuit Element Feature Size (e.g.,
layout design rules, die shrinks,
contacts, gates, isolations)
Substrate (e.g., orientation, doping,
epi, wafer size)
Maximum Number of Masks
(supplier must show justification for
waiving this requirement)
Lithographic Process (e.g., contact
vs. projection, E-beam vs. X-ray,
photoresist polarity)
Doping Process (e.g., diffusion vs.
ion implantation)
Gate Structure, Material & Process
(e.g., polysilicon, metal, salicide,
wet vs. dry etch)
Polysilicon Material, Thickness
Range, & Number of Levels
Oxidation Process & Thickness
Range (e.g., gate & field oxides)
Interlevel Dielectric Material &
Thickness Range
Metallization Material, Thickness
Range, & Maximum Number of
Levels
Passivation Process (e.g.,
passivation oxide opening),
Material, & Thickness Range
Die Backside Preparation Process
& Metallization
Wafer Fabrication Site
Page 33 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix Template 4B: AEC-Q100 Generic Data (continued)
Part Attributes Part to be Qualified Generic Family Part A Generic Family Part B
A1.3 Assembly Process – Plastic, Ceramic, or Flip-Chip BGA
Assembly Site
Package Type (e.g., DIP, SOIC,
QFP, PGA, PBGA, FC-BGA)
Range of Paddle/Flag Size
(maximum & minimum dimensions)
Qualified for the Die Size/Aspect
Ratio Under Consideration
Worst Case Package (e.g.,
package warpage due to CTE
mismatch)
Substrate Base Material (e.g.,
PBGA, FC-BGA)
Leadframe Base Material
Die Header / Thermal Pad Material
Leadframe Plating Material &
Process (internal & external to the
package)
Die Attach Material
Wire Bond Material & Diameter
Wire Bond Method, Presence of
Downbonds, & Process
Plastic Mold Compound Material,
Organic Substrate Material, or
Ceramic Package Material
Plastic Mold Compound Supplier/ID
Solder Ball Metallization System (if
applicable)
Heatsink Type, Material, &
Dimensions
Underfill Material
Redistribution Layer, UBM & Bump
Material
Die Preparation/Singulation
Note 1: Design Library cells need to follow guidelines for temperature ranges, voltage ranges, speed,
performance, and power dissipation as defined in Appendix 1.
Page 34 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix 5: Part Design Criteria to Determine Need for EMC Testing
A5.1 EMC Part Design Criteria
Use the following criteria to determine if a part is a candidate for EMC testing:
a. Digital technology, LSI, products with oscillators or any technology that has the potential of
producing radiated emissions capable of interfering with communication receiver devices.
Examples include microprocessors, high speed digital IC's, FET's incorporating charge pumps,
devices with watchdogs, and switch-mode regulator control and driver IC's.
b. All new, requalified, or existing IC's that have undergone revisions from previous versions that have
the potential of producing radiated emissions capable of interfering with communication receiver
devices.
A5.2 EMC Part Design Factors
Examples of factors that would be expected to affect radiated emissions:
• Clock drive (internal or external) I/O Drive

• Manufacturing process or material composition that reduces rise/fall times (e.g., lower E dielectric,
lower p metallization)
• Minimum feature size (e.g., die shrink)
• Package or pinout configuration
• Leadframe material
Page 35 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix 6: Part Design Criteria to Determine Need for SER Testing
A6.1 SER Part Design Criteria
Use the following criteria to determine if a part is a candidate for SER Testing:
a. The part use application will have a significant radiation exposure such as an aviation application
or extended service life at higher altitudes.
b. SER testing is needed for devices with large numbers of SRAM or DRAM cells ( 1 Mbit). For
example: Since the SER rates for a 130 nm technology are typically near 1000 FIT/MBIT, a
device with only 1,000 SRAM cells will result in an SER contribution of ~1 FIT.
A6.2 SER Part Design Factors
Examples of factors that would be expected to affect SER results:
a. Technology shrink to small Leffective.
b. Package mold/encapsulate material.
c. Bump material making die to package connections for Flip Chip package applications.
d. Mitigating factors such as implementation of Error Correcting Code (ECC) and Soft Error
Detection (SED).
A6.3 New SER Testing
Cases where new SER testing may be required:
a. Change in basic SRAM/DRAM transistor cell structure (e.g., Leff, well depth and dopant
concentration, isolation method).
Page 36 of 44
AEC - Q100 - REV-J
August 11, 2023
Appendix 7: AEC-Q100 and the Use of Mission Profiles

A7.1 SCOPE
Successful completion of the test requirements in Table 2 allows the claim to be made that the part is
AEC Q100 qualified. Additional testing may be agreed between suppliers and users depending on
more demanding application environments. To address these more stringent conditions, application
based Mission Profiles may be used for a reliability capability.
A mission profile is the collection of relevant environmental and functional loads that a component will
be exposed to during its use lifetime.
A7.1.1 Purpose
This appendix provides information on an approach that can be used to assess the suitability of a
component for a given application and its mission profile for unique requirements. The benefit of
applying this approach is that, in the end, the reliability margin between the component (specification)
space and the application (condition) space may be shown.
• Section A7.2 demonstrates the relation between AEC-Q100 stress conditions / durations and
a typical example of a set of use life time and loading conditions.
• Section A7.3 describes the approach, supported by flow charts, which can be used for a
reliability capability assessment starting from a mission profile description.
A7.1.2 References
• JEDEC JEP122 Failure Mechanisms and Models for Semiconductor Devices
A7.2 BASE CONSIDERATIONS
A7.2.1 Use Lifetime and Mission Profile
The use lifetime assumptions drawn here are an example used for demonstration purpose only. Many
typical mission profiles will differ in one or more characteristics from what is shown below.
• service lifetime in years

• engine on-time in hours
• engine off time { idle} in hours
• non-operating time in hours
• number of engine on-off cycles
• service mileage
The mission profile itself is generated by adding information on thermal, electrical, mechanical and any
other forms of loading under use conditions to the above lifetime characteristics. Examples of these
and how they relate to the test conditions in Table 2 are shown in Table A7.1.
A7.2.2 Relation to AEC-Q100 Stress Test Conditions and Durations
The example basic calculations in Table A7.1 for each of the major stress tests demonstrate how one
can derive suitable test conditions for lifetime characteristics based on reasonable assumptions for the
loading. Caution should always be taken on use of excessive test conditions beyond those in Table 2,
because they may induce unrealistic failure mechanisms and/ or acceleration. Please note that the
mission profile in Table A7.1 is for reference only, and should not be construed as absolute use
conditions. It is highly recommended that a supplier consult with users in order to ensure the mission
profile used is adequate for the intended applications.
Page 37 of 44
AEC - Q100 - REV-J
August 11, 2023
A7.3 METHOD TO ASSESS A MISSION PROFILE
This section demonstrates how to perform a more detailed reliability capability assessment in cases
where the application differs significantly from existing and proven situations:
• Application has a demanding loading profile

• Application has an extended service lifetime requirement
• Application has a more stringent failure rate target over lifetime
These considerations may result in extended test durations. In addition, there may be components
manufactured in new technologies and/or containing new materials that are not yet qualified. In such
cases, unknown failure mechanisms may occur with different times-to-failure which may require
different test methods and/or conditions and/or durations.
For these cases, two flow charts are available to facilitate both the user and the supplier in a reliability
capability assessment:
• Flow Chart 1 in Figure A7.1 describes the process at the supplier to assess whether a new
component can be qualified by AEC-Q100.
• Flow Chart 2 in Figure A7.2 describes (1) the process at the user to assess whether a certain
electronic component fulfills the requirements of the mission profile of a new Electronic Control
Unit (ECU); and (2) the process at the supplier to assess whether an existing component
qualified according to AEC-Q100 can be used in a new application.
For details on how to apply this method, please refer to SAE J1879, SAE J1211, and/or ZVEI Handbook
for Robustness Validation of Semiconductor Devices in Automotive Applications.
In summary, the flow charts result in the following three clear possible conclusions:
[A] AEC-Q100 test conditions do apply.
This part of the flow first provides the input for the assessment by generating the mission profile.
A proper mission profile is the key for setting a meaningful test plan or performing any kind of
reliability assessment.
Guidance for what should be taken into account is given in JESD94.
The decision for following the basic calculation flow should be based on the data which is
available for the used technology. If the technology is mature, failure mechanisms are known
and the models are well calibrated and mature, then the supplier shall do the basic calculation
as described in the flow. The outcome is the proof that standard stress test conditions can be
used.
Examples for cases when a basic calculation shall not be done but part B of the flow should be
entered:
• Introduction of fundamental new materials/technologies (e.g., Si → SiC, Au wire → Cu

wire, SiO2 → high k dielectric)
• Fundamental new field of application with specific dominant failure mechanisms (e.g.,
long operating at moderate temperatures and high humidity)
Page 38 of 44
AEC - Q100 - REV-J
August 11, 2023
[B] Mission Profile specific test conditions may apply.
There are two entry points to part B of the flow:
• First, the technology or materials are unknown to the supplier and/or might introduce
unknown/uncharacterized failure mechanisms or the current acceleration models have
not been verified. Then, ability to apply the basic calculation must be demonstrated or
would be considered invalid.
• Second, the basic calculation indicates that the standard stress test conditions are not
sufficient to validate the mission profile.
In both cases a mission profile specific qualification test plan is required. The stress test
conditions shall be derived by taking the mission profile, the relevant failure mechanisms and
acceleration models into account.
JESD94 provides guidance to the selection of the relevant failure mechanisms as well as to
deriving or selecting the appropriate reliability and acceleration models.
[C] Robustness Validation may be applied with detailed alignment between user and supplier.
The flow so far targets still a qualification according to the mission profile on a product level.
There might be limitation of doing so. Reasons for not performing a full qualification on a
product level might be but are not limited to:
• Occurrence of failure mechanisms with high and low acceleration in the same product.
The stress test condition to cover the low accelerated mechanism, might lead to wear
out with respect to the high accelerated mechanism making it impossible to prove the
lifetime requirement for both mechanisms on product level.
• Extremely long test times due to extraordinary mission profile durations.
• Insufficient observability of a failure mechanism on product level.
In that case the use of advanced reliability methods using generic data generated using test
vehicles is recommended. This data is typically gathered during technology development and
can be reused for reliability prediction. The Robustness Validation flow provides guidance how
to generate and use this data.
In addition, not shown in the flow charts, the expected end of life failure rate may be an important
criterion. Regarding failure rates, the following points should be considered:
• No fails in 231 devices (77 devices from 3 lots) are applied as pass criteria for the major
environmental stress tests. This represents an LTPD (Lot Tolerance Percent Defective) = 1,
meaning a maximum of 1% failures at 90% confidence level.
• This sample size is sufficient to identify intrinsic design, construction, and/or material issues
affecting performance.
• This sample size is NOT sufficient or intended for process control or PPM evaluation.
Manufacturing variation failures (low ppm issues) are achieved through proper process controls
and/or screens such as described in AEC-Q001 and AEC-Q002.
• Three lots are used as a minimal assurance of some process variation between lots. A
monitoring process has to be installed to keep process variations under control.
• Sample sizes are limited by part and test facility costs, qualification test duration and limitations
in batch size per test.
Page 39 of 44
AEC - Q100 - REV-J
TBD
Figure A7.1: Flow Chart 1 – Reliability Test Criteria for New Component
Page 40 of 44
AEC - Q100 - REV-J
August 11, 2023
Figure A7.2: Flow Chart 2 – Assessment of Existing, Qualified Component
Page 41 of 44
AEC - Q100 - REV-J
August 11, 2023
Table A7.1: Example Basic Calculations for AEC-Q100 Stress Test Conditions and Durations
Example Mission Profile Acceleration Model Calculated Test Q100 Test

Loading Stress Test Stress Conditions Model Parameters
Input (all temperatures in K, not in °C) Duration Duration
Arrhenius
tu = 12,000 hr  Ea  1 1  Ea = 0.7 eV
(average operating use A f = exp  •  −  (activation energy; 0.7 eV is a
tt = 1393 hr
 k B  Tu Tt 
High Tt = 125°C (test time)
time over 15 yr) typical value, actual values
Temperature (junction 1000 hr
depend on failure mechanism and
Operation Operating temperature in
Tu = 87°C range from -0.2 to 1.4 eV) tu
(average junction
Life
(HTOL)
test
environment)
Also applicable for High
Temperature Storage Life (HTSL)
t t =
temperature in use
and NVM Endurance, Data
-5
kB = 8.61733 x 10 eV/K Af
environment) (Boltzmann’s Constant)
Retention Bake, & Operational Life
(EDR)
nu = 54,750 cls
Coffin Manson nt =1034 cls
(number of engine m=4
∆Tt = 205°C (number of cycles
 Tt 
m
on/off cycles over 15 yr (Coffin Manson exponent; 4 is to
(thermal cycle
Thermo- of use) Temperature A f =  be used for cracks in hard metal in test)
1000 cls
 Tu 
temperature
mechanical Cycling alloys, actual values depend on
change in test
∆Tu =76°C (TC) failure mechanisms and range
(average thermal cycle
environment:
-55°C to +150°C) Also applicable for Power from 1 for ductile to 9 for brittle n=n t
u
temperature change in Temperature Cycle (PTC) materials) Af
use environment)
tu = 131,400 hr
(average on/off time
over 15 yr of use) Hallberg-Peck p=3
RHt = 85% p (Peck exponent, 3 is to be used
A =  
(relative humidity RH  Ea  1 1 
RHu = 74% t for bond pad corrosion) Tt = 960 hr
in test f • exp  •  − 
(average relative Temperature  k B  Tu Tt  
Humidity humidity in use Humidity
environment)  
RH u
Ea = 0.8 eV t t =
tu
1000 hr
(Option 1) environment) Bias (activation energy; 0.8 eV is to be Af
Tt = 85°C
(THB) Also applicable for Highly used for bond pad corrosion)
(ambient
Tu = 32°C Accelerated Steam Test (HAST)
temperature in
(average temperature and Unbiased Humidity Steam Test kB = 8.61733 x 10-5 eV/K
test environment)
in use environment: (UHST). See Notes. (Boltzmann’s Constant)
9% @ 87°C - time on
and 91% @ 27°C - time off)
Page 42 of 44
AEC - Q100 - REV-J
August 11, 2023
Table A7.1: Example Basic Calculations for AEC-Q100 Stress Test Conditions and Durations (continued)
Example Mission Profile Stress Acceleration Model Calculated Test Q100 Test
Loading Stress Test Model Parameters
Input Conditions (all temperatures in K, not in °C) Duration Duration
tu = 131,400 hr
(average on/off time
over 15 yr of use) Hallberg-Peck p=3
RHt = 85% p (Peck exponent, 3 is to be used
A =  
(relative RH  Ea  1 1 
RHu = 74% t for bond pad corrosion) Tt = 53 hr
Highly humidity in test f • exp  •  − 
(average relative  k B  Tu Tt  
Humidity humidity in use
Accelerated environment)  
RH u
Ea = 0.8 eV t t =
tu
Steam 96 hr
(Option 2) environment)
Test Tt = 130°C
(activation energy; 0.8 eV is to be Af
Also applicable for Temperature used for bond pad corrosion)
(HAST) (ambient Humidity Bias (THB) and Unbiased
Tu = 32°C
temperature in Humidity Steam Test (UHST).
(average temperature kB = 8.61733 x 10-5 eV/K
test environment)
in use environment: See Notes. (Boltzmann’s Constant)
9% @ 87°C - time on
and 91% @ 27°C - time off)
Notes:
• Autoclave (121°C/100%RH) is a highly accelerated test using a saturated moisture condition that will tend to uncover failure mechanisms not seen in normal use conditions. For
this reason, autoclave is not a test whose test conditions can be derived through models and assumptions. The current test conditions were selected decades ago and the test has
been used as part of a standard qualification ever since.
• Most Pressure Pot testing is performed with an Al Pressure Pot. Air purging is done at 100°C boiling water, and with both steam and liquid escaping from the vent. The chamber
walls are not independently heated at all. Control of the chamber wall temperature; air purging procedure, during ramp-up; ramp-down temperature and pressure and overall
temperature and pressure are key. In addition, when the test is ended the heater is turned off and the vent is opened. It takes about 3 minutes to fully vent the pot. A significant
concern is that venting before the pot chamber drops to 100°C, can cause a pressure differential from the >100°C residual hot device and cause any water trapped in device void
to create a pop-corning type of delamination.
Page 43 of 44
AEC - Q100 - REV-J
August 11, 2023
Revision History
Rev # Date of change Brief summary listing affected sections
- June 9, 1994 Initial Release.
A May 19, 1995 Added copyright statement. Revised Sections 2.3, 2.4.1, 2.4.4, 2.4.5, 2.8,
3.2 and 4.2, Tables 2, 3, 4 and Appendix 1, 2. Added Appendix 3.
B Sept. 6, 1996 Revised Sections 1.1, 1.2.3, 2.3, 3.1, and 3.2.1, Tables 2, 3, and 4, and
Appendix 2.
C Oct. 8, 1998 Revised Sections 1.1, 1.1.3, 1.2.2, 2.2, 2.3, 2.4.2, 2.4.5, 2.6, 3.1, 3.2.1,
3.2.3, 2.3.4, 4.1, and 4.2, Tables 3 and 4, Appendix 2, and Appendix 3.
Added Section 1.1.1, Figures 1, 2, and 3, and Test Methods Q100-008 and
-009. Deleted Sections 2.7 and 2.8.
D Aug. 25, 2000 Revised Sections 1.1 and 2.3, Figures 2, 3, and 4, Tables 2, 3, and 4,
Appendix 1, and Appendix 2. Added Section 2.3.2, Test Methods Q100-
010 and -011, and Figure 1.
E Jan. 31, 2001 Revised Figure 4.
F July 18, 2003 Complete Revision.
G May 14, 2007 Complete Revision. Revised document title to reflect that the stress test
qualification requirements are failure mechanism based. Revised Sections
1, 1.1, 1.2.1, 1.2.2, 1.2.3, 2.3.1, 2.4.4, 2.5, 3.2, 3.2.3, 4.2, and 4.3, Figure
2, Tables 2 and 3, Appendix 2, Appendix 4A, and Appendix 4B. Added
Sections 2.1.1, 3.1.1, Table 2 and 3 entries (test #D4, D5, E10, and E11),
Appendix 6, and Test Method Q100-012. Deleted Table 2A.
H Sept. 11, 2014 Complete Revision. Revised Sections 1.2.1, 1.3.1, 1.3.3, 2.2, 2.3.1, 2.3.3,
2.4.1, 2.4.5, 2.5, and 3.2.3, Figure 2, Tables 1 and 2, Appendix 1,
Appendix 4A, Appendix 4B, and Revision History. Added Revision
Summary, Sections 1.2.4, 1.3.2, 1.3.4, 1.3.5, and 3.3, Table 2 and 3 entry
(test #E12), Table 2 Legend (Note L), Tables A1.1 and A1.2, Appendix 7,
Figures A7.1 and A7.2, and Table A7.1. Deleted Section 3.1.1, Table 2
and 3 entries (test #E2 and E8).
I unreleased see Rev. J
J Aug. 11, 2023 Complete Revision. Revised document title to clearly state the Automotive
focus. Revised Table of Contents, Sections 1.2.1, 1.2.2, 1.2.3, 1.3.1, 1.3.2,
2.1.1, 2.4.1, 2.4.2, 2.5.1, 2.5.4, 2.5.5, 3.1, 3.3, 3.4, 4.2, 4.3, Table 2, Table
2 Legend, Table 3, Figure 3, Appendix 1, Appendix 2, Appendix 4,
Appendix Template 4A, Appendix Template 4B, and Appendix 7. Added
Revision Summary, Sections 1.3.6, 2.3, 3.6, and Figure 1. Deleted Section
1.2.4.
Page 44 of 44

AEC Q100 Rev J Base Document

Uploaded by

Copyright:

Available Formats

AEC Q100 Rev J Base Document

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

AEC Q100 Rev J Base Document

Uploaded by

Copyright:

Available Formats

AEC - Q100 - REV-J

August 11, 2023

FAILURE MECHANISM BASED

Automotive Electronics Council

Page intentionally left blank

AEC Q100 Sub-Committee Members:

Suhail Moosa AMD

Published by the Automotive Electronics Council.

Printed in the U.S.A.

FAILURE MECHANISM BASED STRESS TEST QUALIFICATION

a. Any potential new and unique failure mechanisms.

1.2 Reference Documents

AEC-Q001 Guidelines for Part Average Testing

AEC-Q100-004 IC Latch-Up Test

MIL-STD-883 Department Of Defense Test Method Standard: Microcircuits

JEDEC JESD22 Reliability Test Methods for Packaged Devices

1.3.1 AEC Q100 Qualification

1.3.2 AEC Certification

1.3.3 Approval for Use in an Application

1.3.4 Definition of Part Operating Temperature Grade

The part operating temperature grades are defined in Table 1 below:

Table 1: Part Operating Temperature Grades

Grade Ambient Operating Temperature Range

1.3.5 Capability Measures Cpk

1.3.6 Flip-Chip Ball Grid Array (FC-BGA) Package Configuration

Figure 1: Representative Illustration of a Flip-Chip BGA Package

2.1.1 Zero Defects

2.2 Precedence of Requirements

2.3 Customer Specific Lifetime Requirements (Mission Profiles)

Appendix 7 applies the base elements of Knowledge-Based-Test-Methodology (KBTM) and provides

2.4 Use of Generic Data to Satisfy Qualification and Requalification Requirements

2.4.1 Definition of Generic Data

2.4.2 Time Limit for Acceptance of Generic Data

Qualification data + Process

change qualification data +

Reliability monitor data =

Figure 2: Generic Data Time Line

2.5 Test Samples

2.5.1 Lot Requirements

2.5.2 Production Requirements

2.5.3 Reusability of Test Samples

2.5.4 Sample Size Requirements

2.5.5 Pre- and Post-stress Test Requirements

2.6 Definition of Test Failure After Stressing

3. QUALIFICATION AND REQUALIFICATION

3.1 Qualification of a New Device

• Certificate of Design, Construction and Qualification (see Appendix 2)

3.2 Requalification of a Changed Device

3.2.1 Process Change Notification

3.2.2 Changes Requiring Requalification

3.3 Criteria for Passing Qualification and Requalification

3.4 User Approval

3.5 Qualification of a Pb-Free Device

3.6 Qualification of a Device Using Copper (Cu) Wire Interconnects

4.1 General Tests

4.2 Device Specific Tests

1. Electrostatic Discharge (ESD) - All product.

2. Latch-up (LU) - All product.