HP Compaq nx5000. M-B CRYSTAL 1.0. Schematic Diagram.

CRYSTAL 1.
0
PV-R 11/12
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
Changed by Date Changed Time Changed QA CHK VER Model Number Sheet 1 of 60
EE2 2003-08-16 9:01:43 pm A03 PC8965
TABLE OF CONTENTS
PAGE PAGE PAGE

5- DC& BATTERY CHANGER 27- DDR-SDRAM-3 49- SD CARD
6- SELECT & BATTERY CONN 28- DDR-SDRAM-4 50- MINIPCI CONN
7- DAUGHTER SYSTEM POWER(3V/5V) ,12V 29- BLANK 51- LAN INTERFACE-1
8- SYSTEM POWER(1.5V) 30- TV-ENCODER 52- LAN INTERFACE-2
9- SYSTEM POWER(2.5V) 31- CRT 53- DOCKING CONN
10- SYSTEM POWER(VCCP/+VS_MCH) 32- LCD CONN
11- CPU POWER(VCC_CORE) 54- BLUETOOTH
33- ICH4-1 55- BOARD TO BOARD CONN & LID SWITCH
12-SYSTEM POWER(1.8S/1.25S) 56- 1394
13- POWER(SLEEP) 34- ICH4-2
35- ICH4-3 57- DAUGHTER FWH
14- POWER(SEQUENCE) 58- DAUGTHER MDC CONN
15- CLOCK_GENEATOR 36- KBC 59- DAUGTHER CONN & SWITCH LED
16- BANIAS-1 37- INT.KBC/POINT DEVICES 60- DAUGTHER LED & VOL BUTTON
17- BANIAS-2 38- SUPER I/O
18- BANIAS-3 39- SERIAL PORT
19- BANIAS-4 40- PARALLEL PORT
20- THERMAL&FAN CONTROLLER 41- AC97 CODEC
21- MONTARA-GM(1/4) 42- EQ&MIC JACK
22- MONTARA-GM(2/4) 43- AUDIO AMP&HP JACK
44- HDD CONN
23- MONTARA-GM(3/4) 45- MULTIBAY CONN
24- MONTARA-GM(4/4) 46- USB&IR CONN
25- DDR-SDRAM-1 47- CARDBUS CONTROLLER
26- DDR-SDRAM-2 48- PC CARD SLOT
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
EE2 2003-08-16 9:02:29 pm A03 PC8965
PORT REPLICATOR
BANIAS CK 408
ITP (Micro-FCPGA) Clock generator
TMDS FSB, VCCP,400MHz

TV-ENCODER
DDR _SODIMM0
S-video
DDR _SODIMM1
North Bridge
LCM Montara-GM/GME 2.5V,DDR 266/333 Interface
732 BGA
CRT
Primary_IDE
HDD ATA 66/100
Secondary_IDE 1.8V, Hub Link, 66MHz

Multi-bay/ Battery
Bluetooth
CONN A
CONN B
ICH4-M 3.3V, PCI_Interface,33MHz

Dock
Dock
USB3
USB5
USB0
USB1
USB2
USB4
421 BGA
10/100/1G LAN Mini_PCI TI-6420 1394

BCM 4401/5705 Wireless LAN TSB43AB22A
CARD BUS
RJ45 ANT ANT 1394

SD Card Cardbus PORT 1
3.3V, AC97 LINK 3.3MHz 3.3V, LPC_Interface,33MHz
SLOT SLOT A/B
BATTERY
MDC/Modem AD_1981 System BIOS Super I/O Kahuna Lite

Module 56K AC97 Codec FWH 47N227
System Charger & 47N250
DC/DC System power
Engineer
RJ11
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
EE2 2003-08-16 9:03:20 pm A03 PC8965
+V5
+VBATR
+V12
0.04 5V
+V5A
ADPT 3V +V3A
+V5S NS_LM2621MMX
+V5L +V5L
+V3L +V3L
+VBDC SKIP#
+V3
PGOOD
+V3S
ICTL ACOK
+VBATA +V2.5 +V1.25S

SHDN#
2.5V
PDS CHGA
+V1.8S
DISA
THMA
COMA
+VBATB
CHGB
THMB +VS_MCH
DISB
1.5V +V1.5A
COMB SHDN#
BATSEL
+VCCP
ACPRES#
BATSTAT +V1.5S
+VCC_CORE
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
EE2 2003-08-16 9:04:06 pm A03 PC8965
+V_LM324
U3002 4 1 1
1 R1424 2
LM324A 3 R1417 R1416
+ 10K_1% U3002 133K_1% 100K_5%
1 OUT 4 U3002
2 1 R1418 U3002 10 + 1
- 2 4 2 4
0_5% 5 + LM324A 8 12 +
1 11 OUT 3 1 C329
OUT 7 9 - OUT 14
1 R1421 2 6 - LM324A 1
13 -
R1415 2 1 LM324A 2 1UF_16V
0_5% 11 R1420
100K_0.5% 1 11 R1419 4.7K 11
2
R4053 C1389 10K_5% 1
R1425 2
2
2
499_1% D4014
2 Q1050 2 383K_1%
2 1 2 BAT54C
U1047 2200PF 2 1B E 1 1 C1384 1R4065 2
1 E
R1426
1B Q1049 C
2 6800PF_25V 36.5K_1%
1 C1385 CATHODE 3 R1427 MMBT3906 80.6K_1%
MMBT3906 3
C
4 REF 10K_0.5% 3
2 2
0.1UF_25V NC 2 2
5 ANODE NC 1
Q15 6- H_STPCLK
5
1 S1
NS_LMV431B_5P G1
6
D1
OPAMP_RETURN 1 D2 4
3 G2
R251
47K_5% S2 2
R253
1 1 NDC7002N 1 2 33-
R4054 2
R250 STBY_SWIN#_3
0 10K_5% 0_5%
2 2
VADP1
+VBATR
DC JACK
+ VADP
1 R266 2 L13 SINGA_2DC_S028I200
NFM60R30T222 JACK3
237K_1% 3.3A_150mil 1 2 +VADPTR 3.3A_150mil 1
+ VADP 3
+ VADP1 Iadp=3.3A +VADP2 +VBATR 4 3 2
1N4148 change to 0.0175
1 C66 1 C65 1 C63 1 C64
4
5
change to 0.012 R269
15mil 3.3A_150mil
3.3A_150mil 0.018_1%_1W 2 10PF 2 0.1UF_25V 2 10PF 2 0.1UF_25V
1 R1435 2 1 2
1
D1021 1 C1401 0.015_1W_1% C217
1 R1443 2 2 1
2 1UF_25V
1
1772LDO OPEN 100UF_25V
R1440 R1439 +V3A
4.7 1 R1442 2
4.7
OPEN
2
1 R267 2 5.4V_15mil 1
1772REF
33 1
0.47UF_25V 2
C1403 1
0.47UF_25V 2
C1402 1
1 C335 R1423
100K_5%
1 2 1UF_10V 1
2
+V3A R1438 1772REF 1 C337 R260 53-,51-
52.3K_1% 10K_5% AIRACIN
2 0.1UF_16V 1772LDO
3
2 2 R1422 D
D1018 AIRACIN# 36-,6-1 2 2G Q1051

5-
1 C331 1 C330
1772GND 10K_5% 2N7002
5
6
7
8
S
2
4.096V_10mil 15mil
1 1 1 2 10UF_25V 2 10UF_25V 1
D
R1429 R265 R1437 1 C4055
G
100K_5% OPEN 52.3K_1% 1 C1400 U1048 1N4148
2 1UF_6.3V Q14
2 1
1 28
S
2 2 2 1UF_6.3V 2 DCIN IINP
27 IRF7807V
2 LD0 CSSP 10mil C1393 +VBDC
4
3
2
1
3 CLS CSSN 26 10mil
R1441 2 0.1UF_25V
36- 4 REF BST 25 15mil 1
ACIN# 24
5 CCS DHI 15mil 2.2_5% L25
6 23 15mil 1 2 1 R264 2 2.5A_100mil
CCI LX
7 CCV DL0V 22 15mil PLFC1055P_220A_22UH
C336 0.1UF_16V R261 21 0.05_1W_1%
8 GND DL0 15mil
567 8
1 2 1 2 10mil 9 PGND 20 15mil C341
1K_5% GND 19 1 C1394 D 1 1 1 1 C340
10 ICHG CSIP 10mil
1 C1399 1 C1398 11 ACIN CSIN 18 10mil G U18 R262 R263
1 2 1UF_10V FDS6680S 2 2 22UF_23V_METAL 2 10UF_25V
2 2 12 AC0K BATT 17 10mil
1 R1430 13 16 S
10K_5% REFIN CELLS 2 C339 C338 2
+ VADP 0.01UF_16V 2 C1392 14 ICTL VCTL 15 1772LDO 43 2 1
R258 2 0.01UF_16V 2
1 MAX_MAX1772EEI_QSOP_28P 1 2 1 2
0_5% 0.1UF_16V R1433 2 0.1UF_25V 0.1UF_25V
5- 1
1772GND
1 R1428 2 47K_5%
+V3A
10.2K_1% 1
1 +V3A ICHG R1434
R1431 "reserved" 1 R1432 2 47K_5%
1.37K_1%
100K_1% 1 2
2
R259
R16 37.4K_1%
R256 WAIT TO CHANGE 38.3K Q1052 Engineer
Note:
CHGCTRL_3 36- 1
40.2K_1%
2
1 C333
2 3 SST3904
C
B 2 6- CELLSEL
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
high power trace 1
0.1UF_16V E Icharger=2.5A R&D CHK
TITLE
Size
1 A3
R257 5- 1 C334 CELLSEL=1,Vcharger=12.6V
2 49.9K_1%
2 1772GND
2 OPEN CELLSEL=0,Vcharger=16.8V
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
DC &BATTERY CHANGER
1772GND 5- Changed by Date Changed Time Changed QA CHK VER Model Number Sheet 5 of 60
EE2 2003-08-16 9:04:55 pm A03 PC8965
+V3A +V3A
+V3A
1
1 +VBATA
R284 +V3A
1 1 13.0K_1%
R285 +VBATB
R282 R281 1
100K_5% 2
3.3K_5% 2.7K_5% 6- R1367
2 BAT6CELL# 100K_5%
2 2 5A_200mil
THMA 6- 2
THMB 6-
1 1 1
R288
0_5% R1329 R1327 1
R289 5A_200mil
36- 1 R286 2 1 C344 1.8K_5% 1.8K_5% 0_5%
SCL_MAIN
0_5% 2
CN19 2 0.1UF_25V 2 2
1 1 2
2 2 53-,36- 1 R1328 2
R287 3 3 SCL_MBAY
SDA_MAIN 36- 1 2
100_5% CN1007
4 4 1 1 1 C1396
0_5% R283 5 5 2
1 2 2 2 0.1UF_25V
6 6 53-,36- 1 R1330 2 3 3
100_5% SDA_MBAY
36- 4 4
THM_MAIN# 100_5% R1368 2 5
AMP_1470444_1_6P 1 5
1 C347 6 6
1 D9 1 D8 36-
100_5%
2 THM_MBAY#
AMP_C1470694_1_6P
2 UDZS5.6B 2 UDZS5.6B 47PF_50V 1 C1336
1 D1015 1 D1014
2
47PF_50V
2 UDZS5.6B 2 UDZS5.6B
MAIN BATT
2nd BATT
2.5A_100mil 2.5A_100mil
+VBATB +VADP2
+VADP2 +VBATA +VBDC +VBDC
Q19 Q22
FDS4435 FDS4435 Q16 Q18
5A_200mil 5A_200mil 5A_200mil 5A_200mil
D
D
S
S
5 6 7 8
5 6 7 8
5 6 7 8
5 6 7 8
4 3 2 1
4 3 2 1
4 3 2 1
4 3 2 1
2.5A_100mil 2.5A_100mil
G
G
1 C1405 1 C1397
FDS4435 FDS4435
2 2.2UF_25V 1 1
2 2.2UF_25V
3
D2 6
5
D1 8
7
1
S1
S2
R268 R271 +VBDC
10K 10K
G1
4 G2
2
2
2
1 C342 Q17
10mil FDS4935 10mil
1 C1395
2 0.022UF
2 0.022UF
VADP +VADP1 +V3A
D1019
SSM34_3A40V
Q20 2
3.3A_150mil 3.3A_150mil U20 1 R270 2 1B E
1
+ 2 1 10mil 1 BATA BATB 20 10mil
100K_5% C
6- 2 19 6- R274
THMA
3
THMA THMB
18
THMB MMBT3906 3 470K_5%
Q1053 CHGA CHGB
10mil 4 DISA DISB 17 10mil
2
FDS6675 10mil 5 16 10mil
1
5-
R279 R278 COMA COMB 3.3V_10mil R273 CELLSEL
6 15
D
1 2
S
100K_1% GND VDD 6- 1773VDD

5 6 7 8
390K_5%
4 3 2 1
15K 1773VDD 6- 1 2 7 MINV TCOMP 14 10mil

TCOMP
15mil 8 13 36- 3
EXTLD BATSEL BATSELB_A# 2 C
15mil 9 12 36-,5- 2 Q21
G
B
PDS ACPRES# AIRACIN#
D1020
15mil 10 ACDET BATSTAT 11 36- BATSTAT# 1 C1404 1
E SST3904
R280 1
R272
2
15mil 1 2 MAX_MAX1773EUP_TSSOP_20P +V3A 0.33UF_10V 47K_5%

3.3K_5% 2
1N4148 +V5S R276 R1446 2
+V3A 10mil 1 2 1 2
PDS D7 100K_1% 10K_1%

BAT6CELL# 6-
1 R1447 2
1 1
2
R1459 R277
412K_1% 1 100K_1% 100K_5%
Q4008 R1458 1N4148 1R1448 2
2
MMBT3906 Q4007 5 220K_5% 2
2 1 S1 100K_5%
G1 2
1
1B E
6 1 R275 2 1R1449 2
R1462 D1
215K_1%
C
D2 4 5- H_STPCLK 0_5% OPEN
3 3 G2
2 1 1 S2 2
R4062 NDC7002N
1 330K_5% R1460
R1450 1M_5%
80.6K_1% 2 2 Engineer
2
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
SELECT & BATTERY CONN
EE2 2003-08-16 9:05:46 pm A03 PC8965
+VBATR_BN
+VBATP
PAD3001
5A_200mil 3 5A_200mil 20mil 1 R3020 2 20mil
4
4.7_1206_1/4W
POWERPAD_4A
For power test
1 C3009 +V5L_BN
MAX3V +V3A_BN
1 C3010
2
4.7UF_K_25V
2
2 +VBATP
0.1UF_25V
R3016 PAD3002
3 Q3001
220K_5% FDS6982S 2 4A_160mil
L3002 4A_160mil 3
+V5L_BN MAX5V 1
15mil 15mil
S2
1 2 1
1 2 3 PLFC1045P_4R7A 4
4 G2 2A_80mil
POWERPAD_4A
1
D2
D3003 6
R2007
OPEN
1 C3023
+V3A_BN BAT54A 5
R3004
1 1 1 C3024
R3003 1 D1 8
47K_5% C3012 7 2 10UF_K_6.3V
2
10K_5% R3015 2 1 1
330UF_4V_METAL
2 2 OPEN 15mil 1
2
G1 C3019
S1
2 0 1 2 1 2 2 1UF_25V
1
2
C3020 C3018
R3008
R4022 0.1UF_25V
0
10UF_25V
100K_5%
1
2
1 C3005
2
0.022UF U3001
MAX_MAX1999EEI_QSOP28_28P
1 NC BST3 28
+V1.5AON_BN 2 PGOOD 27 15mil
LX3
3 ON3 DH3 26 15mil
4 ON5 LDO3 25
5 ILIM3 24 15mil Q3003 4A_160mil +VBATP
6 SHDN# DL3
GND 23 15mil 5 6 7 8 FDS6612A
1999GND
7- M1999FB3
M1999FB3 7- 7 FB3 OUT3 22 15mil
10mil 8 REF 21 15mil D 1 1 C3016
OUT5
M1999FB5 7- 9 FB5 V+ 20
G
C3017 2 2 10UF_25V +V5A_BN
2 1 10 PRO# DL5 19 15mil
10UF_25V MAX5V
11 ILIM5 18 S
1 R3011 LDO5
0_5% 12 SKIP# VCC 17 PAD3003
R3013 13 TON 16 15mil 4 3 2 1 L3003 2
80.6K_1% DH5 15 6A_250mil 3 6A_250mil
14 BST5 15mil 1 2 1
1 1999GND LX5 4
R3006 2 PLFC1245P_6R8A
C3015 56 7 8 POWERPAD_4A
1
143K_1%
0.1UF_25V D R3007
2 R3019 2 1 C3022
15mil 1 +V5L_BN +V3L_BN G 1
Q3002 16K_1%
0 1 2 FDS6680S 2 10UF_K_6.3V
2
S C3025 +V5L_BN
1 R3018 2
1 10mil 15mil 15mil
R3012 43 2 1 220UF_6.3V_METAL
2 1 324K_1% 22 1
1
2
1 1
R3005 1 2 2 C3008 C3014 2
2 1
274K_1% C3007 C3006 2 C3021 2 C3013 D3004
1UF_6.3V 4.7UF_K_6.3V
0.22UF_K_10V 0.1UF_10V4.7UF_K_6.3V BAT54C
470PF_50V
3
2
1
10mil
1
1 R3010 2
+V3A_BN
0 R3009
10.2K_1%
2
7- M1999FB5
D3002 1999GND
1N4148 1999GND
1 2
1999GND
R3002
1
OPEN 2
SLP_S3#_3R_BN 59-
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
CRYSTAL 1.0
SYSTEM POWER (3V&5V) ON BUTTON DAUGHTER BOARD
DOC CTRL CHK
MFG ENGR CHK

SYSTEM POWER(3V/5V/12V)
EE2 2003-08-16 9:05:56 pm A03 PC8965
+VBATR +V1.5A
+V5A
1
PAD1001
1
POWERPAD_4 PAD2
4
3
2
POWERPAD_4
2
3
4
PAD3
POWERPAD_2_0805
1 D5
1 C87 1
BAT54
6
5
7
8
R74 1 C1027 1 C111 1 C1026
2 4.7UF_K_6.3V 3 10
D
2 4.7UF_25V 2 0.1UF_50V 2 4.7UF_25V
Q2
G
1 2
FDS6690A
R70 1 C110
S
1 4.7_5%
2 0.1UF_16V
4
3
2
1
R73 L11
2
22 PLFC1045P_3.3UH
2
1 2
1
+V1.5AON U6
6
5
7
8
1 20 R4064
DH LX 22 C86
2 19
D
R75 NC BST 18 1
3
G
1 2 55-,51-,41-,36-,34-,15-,13-,12-,9- 8-
SHDN# SKIP# 17 SLP_S3#_3R 2 MAX_LX15 1 C146
4
2
OPEN 2VREF FB V+ 220UF_2.5V_S18_METAL
5 16 R71 Q7 1 C4060
S
OUT TON 0_5% 2 0.1UF_16V
6 15 FDS6680S 2 1000PF_50V_X7R
ILIM VCC
4
3
2
1
2V 7 14
REF VDD
8 13
1 AGND DL 12
9 PGND
10 NC 11 1
2 C112 1 PGOOD NC
R72
1UF_10V R98 OPEN
75K_1% MAX_MAX1714AEEP_QSOP_20P 1
2
R96
2 10K_1%
1.14V
2
0.51V
1 C147 1
R97 0.22UF_K_10V 1 1 C148 R95
100K_1% 19.6K_1%
2 2 1UF_6.3V
2 2
+V5S
+V_LM324
D1999
BAT54S
1 POINT TO GND
2 1
1
3 R99
0_5%
1 C1999 2
2 1UF_25V
1
R1999
10
2
8- MAX_LX15
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
SYSTEM POWER(1.5V)
EE2 2003-08-16 9:06:01 pm A03 PC8965
+VBATR +V2.5
+V5A
1
PAD1002
POWERPAD_4
4
3
2
1
PAD1003
POWERPAD_4
2
3
4
PAD1004
POWERPAD_2_0805
1
1 C1304 D1013
6
1 C1305 1 C1282 1 C1283
7
8
BAT54
2 4.7UF_K_6.3V 3 1
D
R1309 2 10UF_25V 2 0.1UF_50V 2 4.7UF_25V
G
1 10 Q1038
R1323 1 C1317 FDS6690A
S
2.2_5% 2
2 0.1UF_16V
4
3
2
1
2
L1028
1 2
PLFC1235P_3R3A
U1039
6
5
7
8
1 20 R1308
DH LX 19 0_5% C1300
2
D
NC BST 18 1
3
G
34-,13- 1 2 55-,51-,41-,36-,34-,15-,13-,12-,8- Q1039
SLP_S5#_3R SHDN# SKIP# SLP_S3#_3R 1 C1301
4 17
2
R1320 FB V+ FDS6680S 220UF_4V_S18_METAL
5 16
S
0_5% OUT TON 2 0.1UF_16V
6 15
ILIM VCC
4
3
2
1
2V 7 14
REF VDD 13
8 AGND DL
9 12
NC PGND 1
10 NC 11
1 PGOOD R1307
R1306 OPEN
75K_1% MAX_MAX1714AEEP_QSOP_20P 1
2
R1322
2 15K_1%
1.14V
2
1.5V
1 1
R1305 1 C1302 1 C1303 R1304
100K_1% 2 0.22UF_K_10V 2 1UF_6.3V 9.76K_0.1%
2 2
1 POINT TO GND
1
R1303
0_5%
2
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
SYSTEM POWER (2.5V)
EE2 2003-08-16 9:06:05 pm A03 PC8965
+V1.5A
POWERPAD_2_0805
PAD5
1 C180 1 C145 1 1 C181
+VCCP
2 10UF_K_6.3V 2 0.1UF_16V 6 5 4 2 C179 2 10UF_K_6.3V
6 5 4 0.1UF_16V +VS_MCH
S
D Q9 S
FDC653N D Q10
FDC653N
G
PAD4 G
1.05V 1 2 3
POWERPAD_2_0805 1 2 3 PAD6
+V5S
1 POWERPAD_2_0805
R129 U7
11.5K_1% 1
1 DRV1 IN 10 R126
2 14.7K_1%
2 ADJ1 DRV2 9
1 2
C150 3 8
1 1 1 C183 R128 EN1 ADJ2 C184 C185
C149 10K_1% 4 PGD1
1
R123 1 1 1 C182 R126 +VS_MCH R104
2 0.1UF_16V EN2 7 1 C178 10K_1%
120UF_2V_AP_METAL OPEN 2 2 0.1UF_16V
5 GND GM+ 17.4K 1.35V 34.8K
PGD2 6 2 1UF_10V OPEN
2
GM 14.7K 1.2V 48.7K
SEMTECH_SC338IMSTR_MSOP_10P
120UF_2V_AP_METAL
1
R127
0_5%
2 R124
36-,14-,11-
PWR_GOOD_3
2
0_5%
1 R125 2 11- MCH_GOOD

100K_5%
+V5S
+VCCP 2VREF 1 C186

2 0.1UF_50V
0SF
8
1 R102 2 3 + U8
73.2K_1% OUT 1
1 R100 2 2 -
LM393
10K_1% 4
1
R101
100K_1%
2 +V5S
+VS_MCH 2VREF
8
1 R104 2 5 + U8
48.7K_1% OUT 7
1 R130 2 6 -
LM393
1 10K_1% 4
R103
1 C604 100K_1%
2 OPEN 2
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
SYSTEM POWER(VCCP/+VS_MCH)
EE2 2003-08-16 9:01:47 pm A03 PC8965
+V3S
C1075 +VBATR LAYOUT NOTES: C1779 C502 C503 PIN2 CONNECT TO Q14 , Q18 GND
2
1
C1780 C532 C531 PIN2 CONNECT TO Q16 , Q20 GND
5A_200mil 10UF_25V x3
D1007 1N4148 0.1UF_16V
IRF7811AV
1 2
Q1003 IRF7811AV
6
5 5
7
8
U1009 U1009
6
R1122 2 1 C1017 1 C1028 1 C1031
7
8
1 6 3 4
D
1 36-,34-
G
D
100K_5% SB_VGATE 2 2 2
G
2 2 +V5S
FAIR_NC7WZ17_SC70_6P
S
1
S
KENVEN SENSE +VCC_CORE
4
3
2
1
Q1004
C1107 2 +V3S
4
3
2
1
POWERPAD_2_0805
0.1UF_16V DHM
PAD1
FAIR_NC7WZ17_SC70_6P 1 LXM L4 R14 25A
1 2
R1035 2 1
3K_5% HMU1050_0.6UH_17A 0.0015_5%_1W
2
1 1
IRF8113
22-,15- PM_VGATE 1 C113
Q1011 IRF8113
6
6
5
7
8
7
D 8
R1020
20mil 20_5% C1087
D
1 D1003
G
2
Q1012
1 1 C60 10mil 2 SSM34_3A40V 220UF_2.5V
1 S
R32 1 C61 220UF_2.5V
2 1UF_6.3V
4
3
2
1
4
3
2
1 10 1 C1032 1 1
2 2.2UF_K_10V R1079 R1081
R31 2 2
OPEN 750_1% 1K
DLM
2 1000PF_50V_X7R 2 2
C1047
20mil 1 2 470PF_50V
1 C62
2 1UF_6.3V 1 KENVEN SENSE
3 D4
BAT54A
15mil
2 1 1
VCC_IN 20mil
10UF_25V x3 R1080 R1082
TH 49 750_1% 1K
U1005 MAX1987GND
2 2
15mil 12 VCC VDD 36
6
R1078 2
7
8
7
8
10- 1 22
IRF7811AV
MCH_GOOD SYSPOK
IRF7811AV
24 C1030 1 C1018 1 C1045 1 C1044
D
Q1001
0_5% CLKEN#
Q1009
42 0.1UF_25V
G
C1046 1 23 IMVPOK V+ 15mil
2 2 2
OPEN BSTM 32 20mil 1 R1018 2
11- 30 34 1 2
S
2 VR_VID0 D0 DHM 25mil 4.7_5%
+VCCP 11- 29 D1 LXM 33 25mil
VR_VID1
4
3
2
1
4
3
2
1
11- 28 D2 DLM 35 25mil
VR_VID2 27 37
VR_VID3 11- D3 PGND 25mil
11- 26 D4 GND 13 15mil
2 VR_VID4 25
VR_VID5 11- D5
PWR_GOOD_3 1
36-,14-,10- 2 1B E
UGATE2
C
Q4009 6 S0 CMP 45 10mil L12
R4063 S0 46 MAX1987GND R27
2.2K_5% 3 MMBT3906 S1 7 S1 CMN 10mil 2 1 1 2
8 S2 OAIN+ 20 10mil
S2 0.0015_5%_1W
OAIN- 19 10mil HMU1050_0.6UH_17A
17- 1
R1036 2 3 B0
PSI# B0 1 1 1
1K_5% B1 4 B1 R1039 R1038
5 B2 FB 18 10mil 1K_5% 4.7K_5% R1005
B2 20_5% 1 1
NEG 16 1 D1005 C88 C89
6
5
7
8
7
8
34- 0_5%1 2 R1021 43 SUS
VCC_IN PM_DPRSLPVR 2 2 2
CCI 17
IRF8113
0_5%1 R1022 44
D
34-,15- 2 10mil
IRF8113
Q1002
CPUSTOP#_3 DPSLP#
Q1010
C1048 1
21 POS 15
G
PSI# 10mil
1
2 SSM34_3A40V
36-,14-,10- 0_5%1 2 R1045 9 4700PF_50V 2
PWR_GOOD_3 SHDN# C1097 2 R1083
OPEN1 2 R1024 2 CSP 48
S
TON 1M_5%
CSN 47 470PF_50V 1
4
3
2
1
4
3
2
1
C1051 270PF_50V 14 CCV C59
1 1 C1007 220UF_2.5V
2
1 2 0.1UF_25V R1084 2 1000PF_50V_X7R 220UF_2.5V
R30
REF
10mil 10 REF BSTS 41 20mil 1 2 1.1K_1%
4.7_5% 1 2 2
11 ILIM DHS 39 25mil
1 1 R1023 2
1 1 TIME LXS 40 25mil
MAX1987GND C1050 R1043
2 100K_5% 28K_5%
0.22UF_K_10V 31 DDO# DLS 38 25mil
2
MAX_MAX1987ETM_QFN48_48P
MAX1987GND
10mil
MAX1987GND
KENVEN SENSE
10mil
1 1
C1049
R1040
100PF_50V 2 30.1K_1%
MAX1987GND 10mil 1 R1047 2 POWER_GROUND
2
MAX1987GND
0_5%
MAX1987GND MAX1987GND
B0 B1 B2
S0 VCC_IN S2 1
H_VID0 18- 0_5% 1 2 R1019 11- VR_VID0 Engineer
1 1 1
H_VID1
H_VID2
H_VID3
18-
18-
18-
0_5%
0_5%
0_5%
0_5%
1
1
1
2
2
2
R1033
R1034
R1032
11-
11-
11-
VR_VID1
VR_VID2
VR_VID3
1
R1042
0_5%
1
R1044
1
R1041
OPEN
R1046
2
100K_5% R33
0_5%
R1025
0_5%
R48
OPEN
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
H_VID4 18- 1 2 R1030 11- VR_VID4 2 2 2 R&D CHK Size
18- 0_5% 1 2 R1031 11- 0_5% TITLE
H_VID5 VR_VID5 2 2 REF A3
S1
2 REF DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
MAX1987GND CPU POWER(VCC_CORE)
EE2 2003-08-16 9:01:52 pm A03 PC8965
+V2.5 +V1.25S
POWERPAD_2_0805
POWERPAD_2_0805
PAD8
PAD7
+V1.8S +V2.5
R205 U11
10K_5%
1 EN 8
SLP_S3#_3R GND
55-,51-,41-,36-,34-,15-,13-,9-,8-,12- 2 VIN 7
1
2
3 GND 6
4 VO GND 5
C264 1 1 ADJ GND
4.7UF_K_6.3V R203 U17
2 5.1K_1% SEMTECH_SC1565IS_SO8_8P
VDDQ 8
2
1 VREFOUT 7 R248
1 C263 2 VDD SHDN 6 55-,51-,41-,36-,34-,15-,13-,9-,8-,12- SLP_S3#_3R
3 VTTFORCE VTTSENSE 5
1
2
2
4 VTTFORCE
1 10K_5%
10UF_K_6.3V GND 9
R204 VDD
10K_1%
2 FAIRCHILD_FAN1655MPX_8P
1 C325
C327 2 1UF_10V
1 1 C326
2 10UF_6.3V
1 C323 1 C324
220UF_2.5V_S18_METAL 2 0.1UF_16V
220UF_4V_S18_METAL
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
LAN POWER(1.2V/1.8S/1.25S)
EE2 2003-08-16 9:01:56 pm A03 PC8965
+V5A
+V1.5A +V1.5S
+V3A +V3S +V5A +V5S
Q1029 Q1031
14 U1033 FDC602P FDC602P
1 2 4 S D 1 4 S D 1
2 2 Q6
74ACT14MTC 5 5 8 D S 1
7 3 6 3 6 7 2
G G
6 3
5 G
4
1 C4010
NDS8425
2 OPEN
1 C1291
2 OPEN 1 1
R63
1 470_5%
1
2
R1289 R1290 2
330K R1288 1
470_5%
470_5% 3 1
2 D
R1291 2G Q8 R26 1 C56
2 220K 100K
+V5A S NDS7002A 2 5600PF_25V
3 +V5A 1
2 D 2
D
3 2G Q1032
2G Q1030 S NDS7002A
S
NDS7002A 1
1
14 14 U1033
SLP_S3#_3R 55-,51-,41-,36-,34-,15-,12-,9-,8- 3 4 9 8 53- SLP_S3#_5R
U1033
7 74ACT14MTC 7 74ACT14MTC
45-,30- SLP_S3_5R
+V3A
+V3
+V5A +V5
Q1035
Q1033 FDC638P
FDC638P 4 S D 1
4 S D 1 2
2 5
5 3 G
6
3 G
6
1 1 1 C4012 C1292 1
1 C4011 R1293 R1292 47UF_6.3V_METAL1 R1294
220K 470_5% 2 OPEN 470_5%
2 OPEN 1
+V5A 2 2 2 +V5A
R1295
D
3 220K D
3
2G Q1034 2G Q1036
2
S
NDS7002A S
NDS7002A
1 1
1 C1239 1 C1240
2 0.1UF_16V 2 0.1UF_16V
14 14
SLP_S5#_3R 34-,9- 5 6 11 10 SLP_S5#_5R
"reserved"
7 U1033 7 U1033
74ACT14MTC
74ACT14MTC
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
POWER(SLEEP)
EE2 2003-08-16 9:02:00 pm A03 PC8965
+V3S
1 1
D1011
R1253
180_0.5% 2 1N4148
2
1 C1241 +V3S
2 1UF_10V +V3A
1
R1279
10K_5%
2
+V1.5S +V1.8S
10
1 9
IN1 VCC OUT1 8
2 IN2 OUT2 7
3 IN3 1 R1280 2 36-,11-,10-
OUT3 6 PWR_GOOD_3
4 0_5%
IN4 GND OUT4
5
U1034
MAX_MAX6338KUB_UMAX_10P
+V3A +V3A
1
R177 1 C234
100K_1%
2 0.1UF_16V
2
5 U1025
2 4 36- VCC1_POR#_3
3 TI_SN74LVC1G17DBVR_SOT_5P
1 C1211 1
R176
2 0.1UF_16V 100K_5%
2
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
POWER(SEQUENCE)
EE2 2003-08-16 9:02:04 pm A03 PC8965
+V3S
+V3S
L1011
NFM40P12C223
(10/5) 2 1 (15/5) +V3S_VDD
(10/5) (10/5)
3 4 1 L1015 2
BLM11A221S
1 1 1 1 1 1
C1146
2 C1110 C1077 2 C177 2 C144 2 C176 2 C1111 1
0.01UF_16V22UF_6.3V 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V C175 1 1 C1109
0.01UF_16V 2 10UF_K_6.3V
2 22UF_6.3V
U1019
1 VDD VDDA 26
8 VDD
14 VDD VSSA 27 1 2
19 VDD R65 49.9_1%
R1071 2 33_5%
+V3S Place crystal within 500 32 VDD CPU2 45 CLK_CPU_BCLK_3 1 16- CLK_CPU_BCLK
mils of CLK_TITAN 37 VDD CLK_CPU_BCLK#_3 R1070 2 33_5%
C1148 10PF
46 VDD CPU2# 44 1 16- CLK_CPU_BCLK#
1 50 VDD
1 2
1 2
R64 49.9_1% R67 49.9_1%
X1003 2 XTAL_IN CLK_MCH_BCLK_3 R1073 2 33_5%
1 1 CPU1 49 1 1 2 23- CLK_MCH_BCLK
R1130 R1133 14.318MHZ R1072 2 33_5%
CPU1# 48 CLK_MCH_BCLK#_3
C1147 10PF
3 XTAL_OUT 1 23- CLK_MCH_BCLK#
OPEN 1K_5% 1 2
2 1 2
1 R1066 2 R69 49.9_1% R66 49.9_1%
2 2
CLK_ITP_3 1
R1075 2 33_5% 1 2 1 2
1K_5% 40 SEL2 CPU0 52 19- CLK_ITP
R1077 0_5%
CPU0# 51 CLK_ITP#_3 1 R1074 2 33_5% 1 2
55 SEL1 R68 49.9_1%
66INPUT 24 1 2 19- CLK_ITP#
R1076 0_5%
54 SEL0 66BUF2 23
R1174 2 25 PWRDWN# CLK_MCH66_3 R1175 33_5%
1 66BUF1 22 22- CLK_MCH66
1 2
1 1 33_5% CLK_ICHHUB_3 R1176 2 33_5%
PCISTOP#_3 34- 34 PCI_STOP# 66BUF0 21 1 33- CLK_ICHHUB
R1131 R1185 R1184 2 33_5%
53 CPU_STOP# CLK_ICHPCI_3
1K_5% OPEN CPUSTOP#_3 34-,11- PCIF2 7 1 33- CLK_ICHPCI_3R
2 2
28 VTT_PWRGD# PCIF1 6
R1069 1 2
+V3S 10K_5% 1 R1068 2 43 MULT0 PCIF0 5
OPEN
29 SDATA CLK_CBPCI_3 33_5% R1177 2
ICH_SMDAT_3 33-,26-,25-,20-,15- PCI6 18 1 47- CLK_CBPCI_3R
30 SCLOCK CLK_NICPCI_3 33_5% 1 R1178 2
ICH_SMCLK_3 33-,26-,25-,20-,15- PCI5 17 51- CLK_NICPCI_3R
33 DRCG0 PCI4 16 CLK_MINIPCI_3 33_5% 1 R1179 2 50- CLK_MINIPCI_3R
+V3 R1063 2 CLKIN 35 CLK_1394PCI_3 33_5% R1180 2
1
DRCG1_VCH PCI3 13 1 56- CLK_1394PCI_3R
33_5% CLK_FWHPCI_3 33_5% R1181 2
42 IREF PCI2 12 1 55- CLK_FWHPCI_3R
1 5 U3003 CLK_SIOPCI_3 33_5% 1 R1182 2
SLP_S1#_3R 34-
1 PCI1 11 38- CLK_SIOPCI_3R
4 15- PM_SLP_S1# 41 VSSIREF
SLP_S3#_3R 55-,51-,41-,36-,34-,13-,12-,9-,8- 2 R1067 R1183 2
TC7SET08F 475_1% 4 CLK_KBCPCI_3 33_5% 1
3 VSS PCI0 10 36- CLK_KBCPCI_3R
2 9 VSS R1065 2
15 USB 39 CLK_ICH48_3 33_5% 1 34-
VSS CLK_ICH48_3R
20 VSS 33_5% R1064
31 CLK_DREFCLK_3
VSS DOT 38 1 2 22- DREFCLK
36 VSS R4037 2
47 REF 56 33_5% 1 47-
VSS CLK_SD48_3R
+V3S R1132 2
1 41- ADI48M
ICS_950810_TSSOP_56P 33_5%
+V3S
CLK_SIO14_3 33_5% 1 R1126 2 38- CLK_SIO14_3R
1 R1062 2 33_5% 1 R1129 2 34- CLK_ICH14_3R
1 10K_5% 33_5% R1127 2
U1015 1 36- CLK_KBC14_3R
R1125 CLKIN_R 1 CLKIN
10K_5% PD# 8 15- PM_SLP_S1#
2 VDD SCLK 7
3 GND R1128 2
2 SDATA 6 1 30- CLK_DVO14_3R
1 C1076 1 C1108 4 CLKOUT 48MHZ 5 33_5%
1 R1124 2 33-,26-,25-,20-,15-
Q1021 3 2 1UF_10V 2 0.1UF_16V ICH_SMCLK_3
D ICS_ICS91718_SOIC_8P 0_5%
PM_VGATE 22-,11- 2G
S
NDS7002A 1 1 R1123 2 33-,26-,25-,20-,15-

R1061 DREFSSCLK_R ICH_SMDAT_3
22- 2 1
DREFSSCLK 0_5%
33_5%
1
R1060
10K_5%
Engineer
2 CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
CLOCK_GENEATOR
EE2 2003-08-16 9:02:08 pm A03 PC8965
H_A#(3:16) 23- CN10
H_A#(3) P4 N2 23-
A3# ADS# L1 H_ADS# +VCCP
H_A#(4) U4 A4# BNR# 23- H_BNR#
H_A#(5) V3 J3 23-
A5# BPRI# H_BPRI#
H_A#(6) R3 A6# 1
L4
ADDR GROUP 0
H_A#(7) V2 A7# DEFER# 23- H_DEFER#
H_A#(8) W1 H2 23- R135
A8# DRDY# M2 H_DRDY# 56_5%
H_A#(9) T4 A9# DBSY# 23- H_DBSY#
H_A#(10) W2 A10# 2
Y4 N4
CONTROL
H_A#(11) A11# BR0# 23- H_BR0#
H_A#(12) Y1 A12#
H_A#(13) U1 A4 H_IERR#
A13# IERR# B5
H_A#(14) AA3 A14# INIT# 55-,33- H_INIT#
H_A#(15) Y3 A15#
H_A#(16) AA2 J2 23-
A16# LOCK# H_LOCK#
H_REQ#(4:0) 23- H_ADSTB#0 23- U3 ADSTB#0
H_REQ#(0) R2 B11 23-,19- 23-
REQ0# RESET# H_CPURST# H_RS#(0:2)
H_REQ#(1) P3 H1 H_RS#(0)
REQ1# RS0# K1
H_REQ#(2) T2 REQ2# RS1# H_RS#(1)
H_REQ#(3) P1 L2 H_RS#(2)
REQ3# RS2#
H_REQ#(4) T1 M3 23-
REQ4# TRDY# H_TRDY#
H_A#(17:31) 23-
H_A#(17) AF4 K3 23-
A17# HIT# H_HIT#
H_A#(18) AC4 K4 23-
A18# HITM# H_HITM#
H_A#(19) AC7 A19# +VCCP
H_A#(20) AC3 C8 19-
A20# BPM#0 B8 19- H_BPM0_ITP#
H_A#(21) AD3 A21# BPM#1 H_BPM1_ITP#
ADDR GROUP 1
H_A#(22) AE4 A9 19-
A22# BPM#2 C9 H_BPM2_ITP# 1
ITP SIGNALS
H_A#(23) AD2 19-
A23# BPM#3 A10 19- H_BPM3_ITP# R1137
H_A#(24) AB4 A24# PRDY# 19- H_TCK
H_A#(25) AC6 B10 19- H_BPM4_PRDY# 150_5%
A25# PREQ# H_BPM5_PREQ#
H_A#(26) AD5 A13 19-
A26# TCK C12 H_TCK 2
H_A#(27) AE2 A27# TDI 19- TDI_FLEX
H_A#(28) AD6 A12 19-
A28# TDO H_TDO
H_A#(29) AF3 C11 19-
A29# TMS B13 H_TMS
H_A#(30) AE1 A30# TRST# 19- H_TRST#
H_A#(31) AF1 A7 34-,19-
A31# DBR# +VCCP ITP_DBRESET# LAYOUT NOTES
H_ADSTB#1 23- AE5 ADSTB#1 R4055
B17 H_TCK FORKS
PROCHOT# B18
THERM
1
C2 A20M#
2
H_A20M# 33- THERMDA 56_5% 20- H_THERMDA AT CPU PIN
33- D3 FERR# A18 20- R196
H_FERR_S# THERMDC C17 H_THERMDC 680_5%
H_IGNNE# 33- A3 IGNNE# THERMTRIP# 34- PM_THRMTRIP#
2
33- C6 A15
H_STPCLK# STPCLK# H_CLK ITP_CLK1 A16
H_INTR 33- D1 LINT0 ITP_CLK0 B14
H_NMI 33- D4 LINT1 BCLK1 B15 15- CLK_CPU_BCLK#
H_SMI# 33- B4 SMI# BCLK0 15- CLK_CPU_BCLK
AMP_MPGA479M_C_1376756_479P_BANIAS
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
BANIAS-1
EE2 2003-08-16 9:02:13 pm A03 PC8965
H_D#(0:15) 23- CN10 23- H_D#(32:47)
H_D#(0) A19 Y26 H_D#(32)
A25 D0# D32# AA24
H_D#(1) D1# D33# H_D#(33)
H_D#(2) A22 T25 H_D#(34)
B21 D2# D34#
H_D#(3) U23 H_D#(35)
A24 D3# D35# V23
H_D#(4) D4# D36# H_D#(36)
H_D#(5) B26 R24 H_D#(37)
A21 D5# D37#
H_D#(6) R26 H_D#(38)
B20 D6# D38# R23
H_D#(7) H_D#(39)
DATA GRP 0
DATA GRP 2
C20 D7# D39# AA23
H_D#(8) D8# D40# H_D#(40)
H_D#(9) B24 U26 H_D#(41)
D24 D9# D41# V24
H_D#(10) D10# D42# H_D#(42)
H_D#(11) E24 U25 H_D#(43)
C26 D11# D43# V26
H_D#(12) D12# D44# H_D#(44)
H_D#(13) B23 Y23 H_D#(45)
E23 D13# D45#
H_D#(14) AA26 H_D#(46)
C25 D14# D46# Y25
H_D#(15) D15# D47# H_D#(47)
23- C23 W25 23-
H_DSTBN#0 C22 DSTBN0# DSTBN2# H_DSTBN#2
23- W24 23-
H_DSTBP#0 D25 DSTBP0# DSTBP2# T24 H_DSTBP#2
H_DINV#0 23- DINV0# DINV2# 23- H_DINV#2
H_D#(16:31) 23- 23- H_D#(48:63)

H_D#(16) H23 AB25 H_D#(48)
D16# D48#
H_D#(17) G25 AC23 H_D#(49)
D17# D49# AB24
H_D#(18) L23 D18# D50# H_D#(50)
H_D#(19) M26 AC20 H_D#(51)
D19# D51# AC22
H_D#(20) H24 D20# D52# H_D#(52)
H_D#(21) F25 AC25 H_D#(53)
D21# D53# AD23
H_D#(22) G24 D22# D54# H_D#(54)
DATA GRP 1
DATA GRP 3
H_D#(23) J23 AE22 H_D#(55)
D23# D55# AF23
H_D#(24) M23 D24# D56# H_D#(56)
H_D#(25) J25 AD24 H_D#(57)
D25# D57# AF20
H_D#(26) L26 D26# D58# H_D#(58)
H_D#(27) N24 AE21 H_D#(59)
D27# D59#
H_D#(28) M25 AD21 H_D#(60)
D28# D60# AF25
H_D#(29) H26 D29# D61# H_D#(61)
H_D#(30) N25 AF22 H_D#(62)
D30# D62#
H_D#(31) K25 AF26 H_D#(63)
+VCCP D31# D63# AE24
H_DSTBN#1 23- K24 DSTBN1# DSTBN3# 23- H_DSTBN#3
23- L24 AE25 23-
H_DSTBP#1 DSTBP1# DSTBP3# H_DSTBP#3
23- J26 AD20 23-
1 H_DINV#1 DINV1# DINV3# H_DINV#3
R46 AC1
1K_1%
TP570 GTLREF3 COMP0 P25 R77 1 2 27.4_1%
TP571 G1 GTLREF2 COMP1 P26 R78 1 2 54.9_1%
2
TP572 E26 GTLREF1 COMP2 AB2 R1028 1 2 27.4_1%
AD26 GTLREF0 COMP3 AB1 R1029 1 2 54.9_1%
+VCCP
1
A1 NC0 MISC R11381330_5% 2
R47 LAYOUT NOTES : PLACE R241 , R242 CLOSE TO CN1008 and Maximal Length 0.5 inch B2 NC1 B7 33-,22-
2K_1% DPSLP# C19 H_DPSLP#
DPWR# 22- H_DPWR#
2
C14 RSVD1 PWRGOOD E4 33- H_PWRGD
C3 A6 33-
RSVD2 SLP# H_CPUSLP#
AF7 RSVD3
C16 TEST3 TEST1 C5
11- 1 R1037 2 E1 F23
PSI# PSI# TEST2
0_5%
AMP_MPGA479M_C_1376756_479P_BANIAS
1 1 1
R1136 R1134 R134
OPEN OPEN OPEN
2 2 2
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
BANIAS-2
EE2 2003-08-16 9:02:17 pm A03 PC8965
+V1.8S
+V1.5S
1
R136 1
+VCCA 0 R76
+VCC_CORE +VCC_CORE 2
OPEN
2
1 C91 1 C90
CN10 0.01UF_16V2 2 10UF_K_6.3V
AA11 G5
VCC0 VCC59 H22
AA13 VCC60
AA15 VCC1 H6
1 C153 1 C1084 1 C115 1 C159 1 C1120 VCC2 VCC61 J21 Capacitor pair should be used for each vcca pin
AA17 VCC62
AA19 VCC3 J5
2 2 2 2 2 VCC4 VCC63 1 C192 1 C193
AA21 K22
10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V VCC5 VCC64 U5
AA5 VCC65 0.01UF_16V 2 2 10UF_K_6.3V
AA7 VCC6 V22
10UF_K_6.3V VCC7 VCC66
AA9 V6
VCC8 VCC67 W21
AB10 VCC68 Capacitor pair should be used for each vcca pin
AB12 VCC9 W5
VCC10 VCC69
AB14 Y22
VCC11 VCC70 Y6 1 C161 1 C162
AB16 VCC71
1 C154 1 C1117 1 C116 1 C1083 1 C155 AB18 VCC12
VCC13 2 2 10UF_K_6.3V
AB20 F26 0.01UF_16V
2 2 2 2 2 VCC14 VCCA0 B1
10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V AB22 VCCA1 N1
10UF_K_6.3V AB6 VCC15
VCC16 VCCA2 Capacitor pair should be used for each vcca pin
AB8 AC26
10UF_K_6.3V VCC17 VCCA3
AC11
AC13 VCC18 D10 1 C152 1 C151
VCC19 VCCP0 D12
AC15 VCCP1 D14 0.01UF_16V2 2
AC17 VCC20
VCC21 VCCP2 10UF_K_6.3V
AC19 D16
1 C114 1 C1124 1 C160 1 C1088 1 C1114 VCC22 VCCP3 E11
AC9 VCCP4 E13 Capacitor pair should be used for each vcca pin
AD10 VCC23
2 2 2 2 2 VCC24 VCCP5 +VCCP
AD12 E15
10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V VCC25 VCCP6 F10
AD14 VCCP7 F12
AD16 VCC26 C1081
10UF_K_6.3V VCC27 VCCP8
AD18 F14
VCC28 VCCP9 F16 0.1UF_16V
AD8 VCCP10 K6
AE11 VCC29
VCC30 VCCP11
AE13 L21
VCC31 VCCP12 L5 1 C1125 1 C1095 1 C1096 1 C1112 1 C1080 1 C1078 1
AE15 VCCP13 M22
1 C1082 1 C1116 1 C57 1 C1121 1 C1090 AE17 VCC32
VCC33 VCCP14 2 2 2 2 2 2 2
AE19 M6
2 2 2 2 2 VCC34 VCCP15 N21 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V
10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V AE9 VCCP16 N5
10UF_K_6.3V AF10 VCC35
VCC36 VCCP17 P22
10UF_K_6.3V AF12 VCCP18 P6
AF14 VCC37
VCCP19 R21 100UF_2.5V_METAL
AF16 VCC38
VCC39 VCCP20 R5
AF18 VCCP21 T22
AF8 VCC40 C1085 C1089
VCC41 VCCP22 1 C1093 1 C1094 1 C1079 1 1
D18 T6
VCC42 VCCP23 U21
D20 VCCP24 2 2 2
1 C1091 1 C1086 1 C117 1 C157 1 C1122 D22 VCC43
VCC44 P23 0.1UF_16V 0.1UF_16V 0.1UF_16V 100UF_2.5V_METAL
2 2 2 2 2 D6 VCCQ0 W4
D8 VCC45
10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V VCC46 VCCQ1
E17
E19 VCC47 E2 11-
10UF_K_6.3V VCC48 VID0 F2 H_VID0
E21 VID1 11- H_VID1
E5 VCC49 F3 11-
VCC50 VID2 H_VID2
E7 G3 11-
VCC51 VID3 G4 H_VID3
E9 VID4 11- H_VID4
F18 VCC52 H4 11-
1 C1123 1 C156 1 C118 1 C1113 1 C119 VCC53 VID5 H_VID5
F20
F22 VCC54 AE7
2 2 2 2 2 VCC55 VCCSENSE
10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V F6
10UF_K_6.3V F8 VCC56 AF6
VCC57 VSSSENSE
10UF_K_6.3V G21
VCC58
1 1
AMP_MPGA479M_C_1376756_479P_BANIAS R29 R28

OPEN OPEN
1 C1118 1 C1119 1 C158 1 C1092 1 C1115 2 2
2 2 2 2 2
10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V 10UF_K_6.3V
10UF_K_6.3V
NOTES : INSTALL 54.9_1% FOR TESTING
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
BANIAS-3
EE2 2003-08-16 9:02:21 pm A03 PC8965
CN10
A2 D13
VSS0 VSS97 D15
A5 VSS1 VSS98
A8 D17
VSS2 VSS99 D19
A11
VSS3 VSS100 D21
A14 VSS4 VSS101
A17 D23
VSS5 VSS102 D26
A20
VSS6 VSS103 E3
A23 VSS7 VSS104
A26 E6
VSS8 VSS105 E8
AA1
VSS9 VSS106 E10
AA4 VSS10 VSS107
AA6 E12
VSS11 VSS108 E14
AA8 VSS12 VSS109
AA10 E16
VSS13 VSS110 E18
AA12
VSS14 VSS111 E20
AA14 VSS15 VSS112
AA16 E22
VSS16 VSS113 E25
AA18
VSS17 VSS114 F1
AA20 VSS18 VSS115
AA22 F4
VSS19 VSS116 F5
AA25
VSS20
AB3
AB5
VSS21
VSS22
VSS117
VSS118
VSS119
F7
F9 In-Target Probe
AB7 F11
VSS23 VSS120 F13
AB9 VSS24 VSS121
AB11 F15
VSS25 VSS122 F17
AB13
VSS26 VSS123 F19
AB15 VSS27 VSS124 +VCCP +VCCP +VCCP
AB17 F21
VSS28 VSS125 F24
AB19
VSS29 VSS126 G2
AB21 VSS30 VSS127
AB23 G6
VSS31 VSS128 G22
AB26 VSS32 VSS129
AC2 G23
VSS33 VSS130 G26 1 C261
AC5
VSS34 VSS131 H3 1 1 1
AC8 VSS35 VSS132 2 0.1UF_16V +V3A
AC10 H5 R202 R199 R195
VSS36 VSS133 H21 220_5% 54.9_1% 39.2_1%
AC12
VSS37 VSS134 H25
AC14 VSS38 VSS135 2 2 2
AC16 J1 CN1002
VSS39 VSS136 1 1
AC18
VSS40 VSS137
J4
TDI_FLEX 16- 1 27 27
AC21 J6 16- 2 2 28 28 R201
VSS41 VSS138 H_TMS 5 240_5%
AC24 VSS42 VSS139
J22
H_TCK 16- 5 26 26
AD1 J24 16- R198 1 2 22.6_1% 7 7
VSS43 VSS140 H_TDO 2
AD4 K2 16- 3 3
VSS44 VSS141 H_TRST#
AD7 VSS45 VSS142
K5 25 25 34-,16- ITP_DBRESET#
AD9 K21 23-,16- R200 1 2 22.6_1% 12 12 24 24
VSS46 VSS143 H_CPURST#
AD11 K23
VSS47 VSS144 K26 11 11
AD13 VSS48 VSS145 H_TCK 16-
AD15 L3 23 23 16-
VSS49 VSS146 L6 8 8 21 H_BPM0_ITP#
AD17 VSS50 VSS147 CLK_ITP# 15- 21 16- H_BPM1_ITP#
AD19 L22 15- 9 9 19 19 16-
VSS51 VSS148 L25 CLK_ITP 17 H_BPM2_ITP#
AD22 VSS52 VSS149 17 16- H_BPM3_ITP#
AD25 M1 10 10 15 15 16-
VSS53 VSS150 M4 14 13 H_BPM4_PRDY#
AE3 14 13 16- H_BPM5_PREQ#
VSS54 VSS151 M5 1
16
AE6 VSS55 VSS152 16
AE8 M21 R197 18 18
VSS56 VSS153 M24 27.4_1% 20
AE10
VSS57 VSS154 20 4 4
AE12 N3 22 22 6 6
VSS58 VSS155 N6 2
AE14 VSS59 VSS156
AE16 N22 MLX_52435_2891
VSS60 VSS157 N23
AE18 VSS61 VSS158
AE20 N26
VSS62 VSS159 P2
AE23
VSS63 VSS160 P5
AE26 VSS64 VSS161
AF2 P21
VSS65 VSS162 P24
AF5
VSS66 VSS163 R1
AF9 VSS67 VSS164
AF11 R4
VSS68 VSS165 R6
AF13 VSS69 VSS166
AF15 R22
VSS70 VSS167 R25
AF17 VSS71 VSS168
AF19 VSS72 VSS169
T3 LAYOUT NOTES : H_CPURST# PIN OF MCH_M FORK OUT INTO TWO BRANCHES ON CPU AND ITP CONNECTOR
AF21 T5
VSS73 VSS170 T21
AF24
VSS74 VSS171 T23
B3 VSS75 VSS172
B6 T26
VSS76 VSS173 U2
B9
VSS77 VSS174 U6
B12 VSS78 VSS175
B16 U22
VSS79 VSS176 U24
B19
VSS80 VSS177 V1
B22 VSS81 VSS178
B25 V4
VSS82 VSS179 V5
C1
VSS83 VSS180 V21
C4 VSS84 VSS181
C7 V25
VSS85 VSS182 W3
C10
VSS86 VSS183 W6
C13 VSS87 VSS184
C15 W22
VSS88 VSS185 W23
C18 VSS89 VSS186
C21 W26
VSS90 VSS187 Y2
C24 VSS91 VSS188
D2 Y5
VSS92 VSS189 Y21
D5 VSS93 VSS190
D7 Y24
VSS94 VSS191
D9 VSS95
D11 VSS96
Engineer
AMP_MPGA479M_C_1376756_479P_BANIAS CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
BANIAS-4
EE2 2003-08-16 9:02:25 pm A03 PC8965
+V5
1 C229
2 1UF_10V
CN12
1 C262 1 VCC
3
2 0.01UF_16V 2 GND
D6 3
REFENCE
1
BAT54
MLX_53398_0390_3P
+V3S
5 U10 Q11 3
FAN_PWM_3 36- 1 D
4 1 R194 2 1G
TEMP_WARN#_3 34-,20- 2 1K_5% S
3 FDV303N 2
NC7SZ00M5
+V3S
1 C143 1 C259
2 0.1UF_16V 2 0.1UF_16V
U9
1 8 33-,26-,25-,15-
VDD SCLK ICH_SMCLK_3
16- 2 7 33-,26-,25-,15-
H_THERMDA D+ SDATA 6 ICH_SMDAT_3
H_THERMDC
16- 3 D- ALERT# 5 33- THERM_SCI#
C260 4
+V3S THERM# GND
1 2
2200PF_50V A&D_ADM1032AR_SO_8P
2 R1106 1
34-,20-
2.2K_5%
TEMP_WARN#_3
LAYOUT NOTES: PUT THE THERMAL SENSOR CLOSE TO CPU Engineer

CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
THERMAL&FAN CONTROLLER
EE2 2003-08-16 9:02:33 pm A03 PC8965
M_DATA(63:0) 27- U13 27- M_DQS(8:0)
M_DATA(0) AF2 SDQ0 SDQS0 AG2 M_DQS(0)
M_DATA(1) AE3 AH5 M_DQS(1)
SDQ1 SDQS1
M_DATA(2) AF4 SDQ2 SDQS2 AH8 M_DQS(2)
M_DATA(3) AH2 SDQ3 SDQS3 AE12 M_DQS(3)
M_DATA(4) AD3 SDQ4 SDQS4 AH17 M_DQS(4)
M_DATA(5) AE2 SDQ5 SDQS5 AE21 M_DQS(5)
M_DATA(6) AG4 AH24 M_DQS(6)
SDQ6 SDQS6
M_DATA(7) AH3 SDQ7 SDQS7 AH27 M_DQS(7)
M_DATA(8) AD6 SDQ8 SDQS8 AD15
M_DATA(9) AG5
SDQ9
M_DATA(10) AG7 SDQ10 SMA_A0 AC18 28-,27-,26- M_A(0) 28-,25- M_A(2:1)
M_DATA(11) AE8 SDQ11 SMA_A1 AD14 M_A(1)
M_DATA(12) AF5 AD13 M_A(2)
SDQ12 SMA_A2
M_DATA(13) AH4 SDQ13 SMA_A3 AD17 28-,27-,26- M_A(3) 28-,25- M_A(5:4)
M_DATA(14) AF7 SDQ14 SMA_A4 AD11 M_A(4)
M_DATA(15) AH6 AC13 M_A(5) 28-,27-,26- M_A(12:6)
SDQ15 SMA_A5
M_DATA(16) AF8 SDQ16 SMA_A6 AD8 M_A(6)
M_DATA(17) AG8 AD7 M_A(7) Layout Note:
DDR SYSTEM MEMORY

SDQ17 SMA_A7
M_DATA(18) AH9 AC6 M_A(8)
SDQ18 SMA_A8 The following signals should have 10 mil spacing and must be routed 20 mil from any other trace.
M_DATA(19) AG10 SDQ19 SMA_A9 AC5 M_A(9)
M_DATA(20) AH7 SDQ20 SMA_A10 AC19 M_A(10)
M_DATA(21) AD9 AD5 M_A(11)
MCH_SMRCOMP
SDQ21 SMA_A11 MCH_SMVSWINGH
M_DATA(22) AF10 SDQ22 SMA_A12 AB5 M_A(12)
M_DATA(23) AE11 SDQ23 28-,26- M_AB(2:1) MCH_SMVSWINGL
M_DATA(24) AH10 SDQ24 SMA_B1 AD16 M_AB(1)
M_DATA(25) AH11 SDQ25 SMA_B2 AC12 M_AB(2) 28-,26- M_AB(5:4)
M_DATA(26) AG13 AF11 M_AB(4)
SDQ26 SMA_B3
M_DATA(27) AF14 SDQ27 SMA_B4 AD10 M_AB(5)
M_DATA(28) AG11 SDQ28
M_DATA(29) AD12 AC7 28-,25- M_CKE0
SDQ29 SCKE0
M_DATA(30) AF13 SDQ30 SCKE1 AB7 28-,25- M_CKE1 +V2.5
M_DATA(31) AH13 SDQ31 SCKE2 AC9 28-,26- M_CKE2
M_DATA(32) AH16 AC10 28-,26- M_CKE3
SDQ32 SCKE3
M_DATA(33) AG17 SDQ33 SCS0# AD23 28-,25- M_CS0#
M_DATA(34) AF19 SDQ34 SCS1# AD26 28-,25- M_CS1# 1
M_DATA(35) AE20 AC22 28-,26- M_CS2#
SDQ35 SCS2# R218
M_DATA(36) AD18 SDQ36 SCS3# AC25 28-,26- M_CS3#
M_DATA(37) AE18 60.4_1% 1 C277
SDQ37
M_DATA(38) AH18 AD22 28-,27-,26- M_BS0# 2 0.1UF_16V
SDQ38 SBA0 2
M_DATA(39) AG19 SDQ39 SBA1 AD20 28-,27-,26- M_BS1#
M_DATA(40) AH20 SDQ40
AG20 R220
SRAS# AC21
M_DATA(41) 28-,27-,26- 21- 1 2
SDQ41 M_RAS# MCH_SMRCOMP
M_DATA(42) AF22 SDQ42 SCAS# AC24 28-,27-,26- M_CAS# 60.4_1%
M_DATA(43) AH22 SDQ43 SWE# AD25 28-,27-,26- M_WE#
M_DATA(44) AF20 SDQ44
M_DATA(45) AH19 SDQ45 SCMDCLK0 AB2 25- M_CLK_DDR0
M_DATA(46) AH21 AA2 25- M_CLK_DDR0#
SDQ46 SCMDCLK0#
M_DATA(47) AG22 SDQ47 SCMDCLK1 AC26 25- M_CLK_DDR1
M_DATA(48) AE23 SDQ48 SCMDCLK1# AB25 25- M_CLK_DDR1#
M_DATA(49) AH23 AC3
SDQ49 SCMDCLK2
M_DATA(50) AE24 SDQ50 SCMDCLK2# AD4 +V2.5
M_DATA(51) AH25 SDQ51 SCMDCLK3 AC2 26- M_CLK_DDR3
M_DATA(52) AG23 AD2 26- M_CLK_DDR3#
SDQ52 SCMDCLK3#
M_DATA(53) AF23 SDQ53 SCMDCLK4 AB23 26- M_CLK_DDR4 1
M_DATA(54) AF25 SDQ54 SCMDCLK4# AB24 26- M_CLK_DDR4#
M_DATA(55) AG25 AA3 R229
SDQ55 SCMDCLK5 150_1%
M_DATA(56) AH26 SDQ56 SCMDCLK5# AB4
M_DATA(57) AE26 SDQ57 27- M_DM(8:0) 2
M_DATA(58) AG28 AE5 M_DM(0)
SDQ58 SDM0
M_DATA(59) AF28 SDQ59 SDM1 AE6 M_DM(1)
M_DATA(60) AG26 AE9 M_DM(2) 21- 1 R230 2
SDQ60 SDM2 MCH_SMVSWINGH
M_DATA(61) AF26 SDQ61 SDM3 AH12 M_DM(3) 604_1%
M_DATA(62) AE27 SDQ62 SDM4 AD19 M_DM(4)
M_DATA(63) AD27 SDQ63 SDM5 AD21 M_DM(5)
AG14 SDQ64 SDM6 AD24 M_DM(6) +V2.5
AE14 SDQ65 SDM7 AH28 M_DM(7)
AE17 AH15 M_DM(8)
SDQ66 SDM8
AG16 SDQ67 Layout Note: Route to Test Point near ball 1
AH14 SDQ68 SRCVENOUT# AC15
25- AE15 AC16 R232
SM_VREF SDQ69 SRCVENIN# 604_1%
AF16 SDQ70
AF17 SDQ71 SMRCOMP AB1 21- MCH_SMRCOMP 2
AJ24 SMVREF R231

SMVSWINGL AJ22 21- 21- 1 2
MCH_SMVSWINGL MCH_SMVSWINGL
SMVSWINGH AJ19 21- MCH_SMVSWINGH 150_1%
+V2.5
ITL_MONTARA_GM_FCBGA_732P_T
1 C286
2 0.1UF_16V 1 C285 1 C284
+V5
1 2 0.1UF_16V 2 0.1UF_16V
U14
R233 1 OUT 5
10K_1%1 C287 VCC
2 0.1UF_16V 2 VEE 1 C290
2
2 0.1UF_16V
3 IN+ 4
IN-
1 1 C289 MAX_MAX4322EUK_SOT23_5P
R234 2
10K_1% 0.1UF_16V Engineer
2
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
Montara-GM(1/4)
EE2 2003-08-16 9:02:37 pm A03 PC8965
U13
R3
DVOBD0
+V3S R5 DVOBD1 BULE C9 B L20 1 2 L16 1 2 53-,31- VGA_B
R6 DVOBD2 BULE# D9 0805CS_390XJBC_39NH 0805CS_111XJBC_110NH
R4 C8 G L18 1 2 L15 1 2 53-,31- VGA_G
DVOBD3 GREEN
P6 DVOBD4 GREEN# D8 0805CS_390XJBC_39NH 0805CS_111XJBC_110NH
DAC
P5 DVOBD5 RED A7 R L19 1 2 L17 1 2 53-,31- VGA_R
1 R1210 2 34-,22- N5 A8 0805CS_390XJBC_39NH 0805CS_111XJBC_110NH
AGPBUSY#_3 DVOBD6 RED#
10K_5% P2 DVOBD7 HSYNC H10 31- HSYNC
C224 1
75_1%
75_1%
75_1%
+V1.5S N2 DVOBD8 VSYNC J9 31- VSYNC 1 1 1
N3 18PF 2
DVOBD9
M1 DVOBD10 REFSET E8 22- DAC_REFSET
M5 1 C223
DVOBD11 18PF
B6
R163
R162
R164
31- DDCCLK 2
1 DDCACLK 2 2 2
P3 DVOBCLK DDCADATA G9 31- DDCDATA
R187 P4 1 C225
OPEN DVOBCLK# 18PF
T6 G14 32- TXOUTL0- 2
DVOBHSYNC IYAM0
2
T5 DVOBVSYNC IYAM1 E15 32- TXOUTL1-
L2 DVOBBLANK# IYAM2 C15 32- TXOUTL2-
M2 DVOBFLDSTL IYAM3 C13
IYAP0 F14 32- TXOUTL0+
DVOBCINTRB 30- G2 E14 32- TXOUTL1+
DVOBCINTRB IYAP1
DVOBCCLKINT 30- M3 DVOBCCLKINT IYAP2 C14 32- TXOUTL2+
1 IYAP3 B13
DVOCD(11:0) 30- DVOCD(0) K5 H12 32- TXOUTU0-
R191 1 DVOCD0 IYBM0
DVOCD(1) K1 DVOCD1 IYBM1 E12 32- TXOUTU1-
100K_5% R1245 DVOCD(2) K3 DVOCD2 C12 32-
100K_5% IYBM2 TXOUTU2-
DVOCD(3) K2 G11
2 DVOCD3 IYBM3
2 DVOCD(4) J6 DVOCD4 IYBP0 G12 32- TXOUTU0+
DVOCD(5) J5 DVOCD5 E11 32-
LVDS
IYBP1 TXOUTU1+
DVOCD(6) H2 C11 32- TXOUTU2+
DVOCD6 IYBP2
DVOCD(7) H1 DVOCD7 G10
DVO
IYBP3
DVOCD(8) H3 DVOCD8 ICLKAM D14 32- TXCLKOUTL-
DVOCD(9) H4 E13 32- TXCLKOUTL+
DVOCD9 ICLKAP
DVOCD(10) H6 DVOCD10 ICLKBM E10 32- TXCLKOUTU-
+V1.5S DVOCD(11) G3 DVOCD11 ICLKBP F10 32- TXCLKOUTU+
DVOCCLK 30- J3 DVOCCLK DDCPCLK B4 32- LCM_DDCCLK

DVOCCLK# 30- J2 DVOCCLK# DDCPDATA C5 32- LCM_DDCDATA
1 1 1 1 DVOCHSYNC 30- K6 DVOCHSYNC
L5 1 R1013 36-,32-
PANELBKLTCTL G8
30- 2
R1244 R188 R1243 R189 DVOCVSYNC DVOCVSYNC INV_PWM_3
DVOCBLANK 30- L3 F8 32- BLON OPEN
2.2K_5% 2.2K_5% 2.2K_5% 2.2K_5% DVOCBLANK# PANELBKLTEN
DVOCFCDSTL 30- H5 DVOCFLDSTL PANELVDDEN A5 32- DIGON
2 2 2 2 1 R1216 2
MDVICLK 53-,22- MI2CCLK 30- K7 D12 DAC_REFSET 22- 1
R1215 MI2CCLK LVREFH
MDVIDATA 53-,22- MI2CDATA 30- N6 MI2CDATA LVREFL F12 133_1%
22- 100K_5% 53-,22- N7
MDDCCLK MDVICLK MDVICLK
MDDCDATA 22- MDVIDATA 53-,22- M6 B12
2 MDVIDATA LVBG
+V1.5S MDDCCLK 22- P7 MDDCCLK LIBG A10 22- LVDS_LIBG
MDDCDATA 22- T7 MDDCDATA
+V1.5S B7 15-
CLKS
DREFCLK DREFCLK
E5 ADDID0 DREFSSCLK B17 15- DREFSSCLK
F5 ADDID1 LCLKCTLA H9
1
E3 C6 22- 1 R1217 2
R1209 ADDID2 LCLKCTLB LVDS_LIBG
1
E2 ADDID3 1.5K_1%
1K_1% G5
R166 ADDID4 DPWR# AA22 17- H_DPWR#
2 F4 ADDID5 DPSLP# Y23 33-,17-
H_DPSLP#
MISC
1K_1% G6
22- DPMS ADDID6 RSTIN# AD28 56-,51-,44-,33-,30-
PCI_RESET1#_3
Q1024 3 2
F6 ADDID7
D L7 ADDDETECT PWROK J11 15-,11-
PM_VGATE
34- 2G 22- 1 R1211 2 D5
SUS_CLK DPMS DPMS
0_5% D6 25- ETS#
S Place Capacitor near GMCH EXTTS0 R228
F1 GVREF MCHDETECTVSS AJ1
1 2
2N7002 1 1
R190 0_5%
AGPBUSY#_3 34-,22- F7
330_5% AGPBUSY#
1 1 C226 22- D1 GRCOMP B1
2
R168 1 MCH_GRCOMP NC0
2 0.1UF_16V 15- Y3 AH1
1K_1% R1214 CLK_MCH66
+V1.5S +V1.5S +V1.5S
66IN NC1
A2
1K_5% NC2
2
AA5 RVSD0 NC3 AJ2
F2 A28
2 1 1 1 RVSD1 NC4
F3 AJ28
R1213 R1212 R165 B2 RVSD2 NC5
NC
A29
OPEN OPEN OPEN B3 RVSD3 NC6
B29
RVSD4 NC7
2 2 2
C2 RVSD5 NC8 AH29
C3 RVSD6 NC9 AJ29
22- 1 R167 2 C4 RVSD7 AA9
MCH_GRCOMP NC10
40.2_1% D2 RVSD8 NC11 AJ4
D3 RVSD9
D7 RVSD10
L4 RVSD11
ITL_MONTARA_GM_FCBGA_732P_T
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
Montara-GM(2/4)
EE2 2003-08-16 9:02:41 pm A03 PC8965
Layout Note:
The following signals should have 10 mil spacing and must be routed 20 mil from any other trace.
MCH_HXSWING
MCH_HYSWING
MCH_HDVREF
MCH_HXRCOMP H_A#(31:3) 16- U13 17- H_D#(63:0)
MCH_HYRCOMP H_A#(3) P23 HA3# HD0# K22 H_D#(0)
MCH_HCCVREF H_A#(4) T25 H27 H_D#(1)
HA4# HD1#
MCH_HLVREF H_A#(5) T28 HA5# HD2# K25 H_D#(2)
H_A#(6) R27 HA6# HD3# L24 H_D#(3)
HUB_HLZCOMP H_A#(7) U23 J27 H_D#(4)
MCH_PSWING HA7# HD4#
H_A#(8) U24 HA8# HD5# G28 H_D#(5)
MCH_HAVREF H_A#(9) R24 L27 H_D#(6)
HA9# HD6#
H_A#(10) U28 HA10# HD7# L23 H_D#(7)
H_A#(11) V28 HA11# HD8# L25 H_D#(8)
H_A#(12) U27 J24 H_D#(9)
HA12# HD9#
H_A#(13) T27 HA13# HD10# H25 H_D#(10)
H_A#(14) V27 HA14# HD11# K23 H_D#(11)
H_A#(15) U25 G27 H_D#(12)
HA15# HD12#
+VCCP H_A#(16) V26 HA16# HD13# K26 H_D#(13)
23- 1 R133 2 H_A#(17) Y24 J23 H_D#(14)
MCH_HXRCOMP HA17# HD14#
27.4_1% H_A#(18) V25 H26 H_D#(15)
HA18# HD15#
H_A#(19) V23 HA19# HD16# F25 H_D#(16)
H_A#(20) W25 HA20# HD17# F26 H_D#(17)
23- 1 R169 2 H_A#(21) Y25 B27 H_D#(18)
1 MCH_HYRCOMP HA21# HD18#
27.4_1% H_A#(22) AA27 HA22# HD19# H23 H_D#(19)
R132 H_A#(23) W24 E27 H_D#(20)
301_1% HA23# HD20#
H_A#(24) W23 G25 H_D#(21)
HA24# HD21#
2 H_A#(25) W27 HA25# HD22# F28 H_D#(22)
H_A#(26) Y27 HA26# HD23# D27 H_D#(23)
23- 1 R131 2 H_A#(27) AA28 G24 H_D#(24)
MCH_HXSWING HA27# HD24#
150_1% H_A#(28) W28 HA28# HD25# C28 H_D#(25)
H_A#(29) AB27 B26 H_D#(26)
HA29# HD26#
H_A#(30) Y26 HA30# HD27# G22 H_D#(27)
H_A#(31) AB28 HA31# HD28# C26 H_D#(28)
+VCCP 16- E26 H_D#(29)
HOST
H_REQ#(4:0) HD29#
H_REQ#(0) R28 HREQ0# HD30# G23 H_D#(30)
H_REQ#(1) P25 HREQ1# HD31# B28 H_D#(31)
H_REQ#(2) R23 B21 H_D#(32)
HREQ2# HD32#
H_REQ#(3) R25 HREQ3# HD33# G21 H_D#(33)
1
H_REQ#(4) T23 HREQ4# HD34# C24 H_D#(34)
H_ADSTB#0 16- T26 C23 H_D#(35)
R193 HADSTB0# HD35#
H_ADSTB#1 16- AA26 HADSTB1# HD36# D22 H_D#(36)
301_1% C25 H_D#(37)
HD37#
CLK_MCH_BCLK# 15- AD29 E24 H_D#(38)
2 HCLKN HD38#
CLK_MCH_BCLK 15- AE29 HCLKP HD39# D24 H_D#(39)
23- 1 R192 2 23- H28 G20 H_D#(40)
MCH_HYSWING MCH_HYRCOMP HYRCOMP HD40#
150_1% MCH_HYSWING 23- K28 HYSWING HD41# E23 H_D#(41)
MCH_HXRCOMP 23- B20 HXRCOMP HD42# B22 H_D#(42)
MCH_HXSWING 23- B18 HXSWING HD43# B23 H_D#(43)
HD44# F23 H_D#(44)
+VCCP H_DSTBN#0 17- J28 HDSTBN0# HD45# F21 H_D#(45)
Layout Note: MCH_HXSWING, MCH_HYSWING H_DSTBN#1 17- C27 C20 H_D#(46)
1 C257 1 C189 HDSTBN1# HD46#
H_DSTBN#2 17- E22 HDSTBN2# HD47# C21 H_D#(47)
10 mil trace, 20 mil space 17- D18 G18 H_D#(48)
2 0.1UF_16V 2 0.1UF_16V H_DSTBN#3 HDSTBN3# HD48#
H_DSTBP#0 17- K27 E19 H_D#(49)
HDSTBP0# HD49#
1 H_DSTBP#1 17- D26 HDSTBP1# HD50# E20 H_D#(50)
H_DSTBP#2 17- E21 HDSTBP2# HD51# G17 H_D#(51)
R1246 17- E18 D20 H_D#(52)
49.9_1% H_DSTBP#3 HDSTBP3# HD52#
H_DINV#0 17- J25 DINV0# HD53# F19 H_D#(53)
2 H_DINV#1 17- E25 DINV1# HD54# C19 H_D#(54)
H_DINV#2 17- B25 C17 H_D#(55)
R1247 2 DINV2# HD55#
MCH_HDVREF 23- 1
H_DINV#3 17- G19 DINV3# HD56# F17 H_D#(56)
100_1% HD57# B19 H_D#(57)
H_CPURST#19-,16- F15 G16 H_D#(58)
CPURST# HD58#
HD59# E16 H_D#(59)
MCH_HDVREF 23- K21 HDVREF0 HD60# C16 H_D#(60)
J21 HDVREF1 HD61# E17 H_D#(61)
J17 HDVREF2 HD62# D16 H_D#(62)
+VCCP Y28 HCCVREF HD63# C18 H_D#(63)
Y22 HAVREF
HUB_PD(10:0) 33-
ADS# L28 16- H_ADS#
1 C1231 1 C1232 HUB_PD(0) U7 M25 16-
HI_0 HTRDY# H_TRDY#
2 0.01UF_16V 2 1UF_6.3V HUB_PD(1) U4 HI_1 DRDY# N24 16- H_DRDY#
1
HUB_PD(2) U3 HI_2 DEFER# M28 16- H_DEFER#
HUB_PD(3) V3 N28 16- H_HITM#
R1278 HI_3 HITM#
MCH_HCCVREF 23- HUB_PD(4) W2 HI_4 HIT# N27 16- H_HIT#
49.9_1% 23- HUB_PD(5) W6 P27 16-
MCH_HAVREF HI_5 HLOCK# H_LOCK#
HUB_PD(6) V6 M23 16- H_BR0#
2 HI_6 BREQ0#
HUB_PD(7) W7 HI_7 BNR# N25 16- H_BNR#
23- 1 R1277 2 1 C1280 1 C1281 1 C1277 HUB_PD(8) T3 P28 16-
MCH_HCCVREF HI_8 BPRI# H_BPRI#
100_1% 2 0.01UF_16V 2 1UF_6.3V 2 0.01UF_16V HUB_PD(9) V5 M26 16- H_DBSY# 16- H_RS#(0:2)
HI_9 DBSY#
HUB_PD(10) V4 HI_10 RS0# N23 H_RS#(0)
HUB_PSTRB 33- W3 PSTRBS RS1# P26 H_RS#(1)
HUB_PSTRB# 33- V2 M27 H_RS#(2)
PSTRBF RS2#
HUB_HLZCOMP 23- T2 HLZCOMP
MCH_PSWING 23- U2 PSWING
+VCCP MCH_HLVREF 23- W1 HLVREF
+VS_MCH
+VS_MCH
1 C1256 1 C276 ITL_MONTARA_GM_FCBGA_732P_T
2 0.1UF_16V2 0.1UF_16V
1 For GME use 68.1_1%
1 1
For GME use 287_1%
R1276
49.9_1% R1271 R1272
49.9_1% 243_1% Engineer
MCH_HAVREF 23-
2
1 R1275 2 2
R1274 2
2
R219 2
+VS_MCH CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
23- 1 23- 1
100_1% MCH_PSWING MCH_HLVREF R1273 2 R&D CHK Size
23- 1 TITLE
100_1% 100_1% HUB_HLZCOMP A3
27.4_1%
For GME use 37.4_1%
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
Montara-GM(3/4)
EE2 2003-08-16 9:02:45 pm A03 PC8965
+VS_MCH
U13
C1269 C1273 C1 T16
1 C1260 1 C227 1 1 C1264 1 1 C1229 VSS0 VSS84
G1 VSS1 VSS85 AA16
2 0.1UF_16V 2 0.1UF_16V2 10UF_K_6.3V
2 0.1UF_16V 2 0.1UF_16V L1 AE16
150UF_4V_METAL VSS2 VSS86
+VCCP U1 VSS3 VSS87 A17
AA1 VSS4 VSS88 D17
AE1 H17
U13 VSS5 VSS89
R2 VSS6 VSS90 N17
+VS_MCH J15 VCC0 VTTLF0 G15 AG3 VSS7 VSS91 R17
P13 H16 AJ3 U17
VCC1 VTTLF1 C1233 C1275 VSS8 VSS92
T13 VCC2 VTTLF2 H18 D4 VSS9 VSS93 AB17
N14 J19 1 C1278 1 C1234 1 1 G4 AC17
VCC3 VTTLF3 VSS10 VSS94
R14 VCC4 VTTLF4 H20 2 0.1UF_16V2 0.1UF_16V 2 10UF_K_6.3V 2 10UF_K_6.3V K4 VSS11 VSS95 F18
U14 VCC5 VTTLF5 L21 N4 VSS12 VSS96 J18
P15 N21 T4 AA18
C1230 C1228 VCC6 VTTLF6 VSS13 VSS97
T15 VCC7 VTTLF7 R21 W4 VSS14 VSS98 AG18
1 1 1 C1259 1 C1271 AA15 U21 AA4 A19
150UF_4V_METAL 2 10UF_K_6.3V2 0.1UF_16V 2 0.1UF_16V N16 H22 AC4 D19
R16 VCC10 VTTLF10 M22 AE4 VSS17 VSS101 H19
U16 VCC11 VTTLF11 P22 B5 VSS18 VSS102 AB19
P17 T22 U5 AE19
+VS_MCH T17 VCC13 VTTLF13 V22 Y5 VSS20 VSS105 F20
+VS_MCH AA17 VCC14 VTTLF14 Y29 Y6 VSS21 VSS106 J20
+VS_GMCH_DPLLA AA19 K29 AG6 AA20
W21 VCC16 VTTLF16 F29 C7 VSS23 VSS108 AC20
L1024 H14 VCC17 VTTLF17 AB29 E7 VSS24 VSS109 A21
1 2 A26 G7 D21
VTTLF18 1 C278 1 C258 1 C228 1 C191 1 C190 VSS25 VSS110
BLM11A121S V1 VCCHL0 VTTLF19 A20 J7 VSS26 VSS111 H21
C1181 1 C1257 1 C1266 Y1 A18 2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V M7 M21
1 1 C1182 VCCHL1 VTTLF20 VSS27 VSS112
2 0.1UF_16V 2 0.1UF_16V W5 R7 P21
VCCHL2 VSS28 VSS113
2 10UF_K_6.3V 2 0.1UF_16V U6 VCCHL3 VTTHF0 A22 AA7 VSS29 VSS114 T21
U8 VCCHL4 VTTHF1 A24 AE7 VSS30 VSS115 V21
W8 VCCHL5 VTTHF2 H29 AJ7 VSS31 VSS116 Y21
V7 VCCHL6 VTTHF3 M29 +V2.5 H8 VSS32 VSS117 AA21
V9 V29 K8 AB21
POWER
VCCHL7 VTTHF4 VSS33 VSS118
P8 VSS34 VSS119 AG21
D29 VCCAHPLL T8 VSS35 VSS120 B24
Y2 AC1 V8 F22
VSS
+VS_MCH +VS_GMCH_DPLLB VCCAGPLL VCCSM0 VSS36 VSS121
VCCSM1 AG1 Y8 VSS37 VSS122 J22
L14 A6 VCCADPLLA VCCSM2 AB3 AC8 VSS38 VSS123 L22
1 2 B16 AF3 1 C1270 1 C1272 1 C1279 1 C1276 1 C1274 1 C1261 E9 N22
VCCADPLLB VCCSM3 VSS39 VSS124
BLM11A121S VCCSM4 Y4 2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V L9 VSS40 VSS125 R22
C187 E1 VCCDVO_0 AJ5 N9 U22
1 1 C188 VCCSM5 VSS41 VSS126
J1 AA6 R9 W22
VCCDVO_1 VCCSM6 VSS42 VSS127
47UF_6.3V_METAL 2 0.1UF_16V N1 VCCDVO_2 VCCSM7 AB6 U9 VSS43 VSS128 AE22
E4 VCCDVO_3 VCCSM8 AF6 W9 VSS44 VSS129 A23
J4 Y7 AB9 D23
VCCDVO_4 VCCSM9 1 C1184 1 C1186 1 C1185 1 C1267 1 C1265 VSS45 VSS130
+V1.5S M4 VCCDVO_5 VCCSM10 AA8 AG9 VSS46 VSS131 AA23
E6 VCCDVO_6 VCCSM11 AB8 2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V 2 0.1UF_16V C10 VSS47 VSS132 AC23
H7 VCCDVO_7 VCCSM12 Y9 J10 VSS48 VSS133 AJ23
J8 VCCDVO_8 VCCSM13 AF9 AA10 VSS49 VSS134 F24
L8 VCCDVO_9 VCCSM14 AJ9 AE10 VSS50 VSS135 H24
M8 VCCDVO_10 VCCSM15 AB10 D11 VSS51 VSS136 K24
C1227 C1222 1 C1225 1 C1183 N8 VCCDVO_11 AA11 F11 M24
1 1 VCCSM16 VSS52 VSS137
2 0.1UF_16V 2 0.1UF_16V R8 AB12 H11 P24
VCCDVO_12 VCCSM17 C1255 C288 VSS53 VSS138
+V1.5S 2 10UF_K_6.3V 150UF_4V_METAL K9 VCCDVO_13 VCCSM18 AF12 AB11 VSS54 VSS139 T24
M9 VCCDVO_14 AA13 1 1 AC11 V24
VCCSM19 VSS55 VSS140
P9 AJ13 150UF_4V_METAL 150UF_4V_METAL AJ11 AA24
VCCDVO_15 VCCSM20 VSS56 VSS141
VCCSM21 AB14 J12 VSS57 VSS142 AG24
A9 VCCADAC0 VCCSM22 AF15 AA12 VSS58 VSS143 A25
B9 AB16 AG12 D25
C1180 VCCADAC1 VCCSM23 VSS59 VSS144
B8 VSSADAC VCCSM24 AJ17 A13 VSS60 VSS145 AA25
1 1 C1226 1 C1187 AB18 D13 AE25
A11 AF18 F13 G26
OPEN 47UF_6.3V_METAL2 0.1UF_16V 2 0.01UF_16V VCCALVDS
B11 VSSALVDS
VCCSM26
AB20 H13
VSS62 VSS147
J26
G13
VCCSM28 AF21
AJ21
0805 0.68uH DCRmax 0.80 ohms N13
R13
VSS64 VSS149 L26
N26
Laout Note: Route VSSADAC trace to cap (no via at GMCH) VCCDLVDS0 VCCSM29 VSS65 VSS150
B14 VCCDLVDS1 VCCSM30 AB22 +V2.5 U13 VSS66 VSS151 R26
J13 VCCDLVDS2 VCCSM31 AF24 +V2.5_GMCH_QSM AB13 VSS67 VSS152 U26
+V1.5S +V1.5S_GMCH_ALVDS B15 VCCDLVDS3 VCCSM32 AJ25 AE13 VSS68 VSS153 W26
VCCSM33 AF27 L24 J14 VSS69 VSS154 AB26
L1023 F9 VCCTXLVDS0 VCCSM34 AC29 1 2 P14 VSS70 VSS155 A27
1 2 B10 VCCTXLVDS1 VCCSM35 AF29 BLM11P600S T14 VSS71 VSS156 F27
BLM11A121S D10 VCCTXLVDS2 VCCSM36 AG29 AA14 VSS72 VSS157 AC27
A12 1 C283 1 C282 AC14 AG27
1 C1178 1 C1179 VCCTXLVDS3 VSS73 VSS158
VCCQSM0 AJ6 2 4.7UF_K_6.3V 2 0.1UF_16V D15 VSS74 VSS159 AJ27
2 0.1UF_16V 2 0.01UF_16V A3 VCCGPIO_0 VCCQSM1 AJ8 H15 VSS75 VSS160 AC28
A4 N15 AE28
VCCGPIO_1 VSS76 VSS161
Laout Note: Route VSSALVDS trace to cap (no via at GMCH) VCCASM0 AD1 +VS_MCH R15 VSS77 VSS162 C29
VCCASM1 AF1 +VS_GMCH_ASM U15 VSS78 VSS163 E29
AB15 G29
VSS79 VSS164
+V1.5S L23 AG15 VSS80 VSS165 J29
ITL_MONTARA_GM_FCBGA_732P_T 1 2 F16 VSS81 VSS166 L29
VSS181
VSS180
VSS179
VSS178
VSS177
VSS176
VSS174
VSS173
VSS172
VSS171
VSS170
VSS169
BLM11P600S J16 N29
C280 VSS82 VSS167
P16 VSS83 VSS168 U29
C1223 1 C281 1
1 1 C1224 1 C1262 2 0.1UF_16V 47UF_6.3V_METAL
W29
C22
T9
L6
AA29
AJ26
AJ20
AJ18
AJ12
AJ10
E28
2 10UF_K_6.3V 2 0.1UF_16V 2 0.1UF_16V
D28
+V2.5
C1254 C279
1 1 1 C1268 1 C1258 1 C1263 ITL_MONTARA_GM_FCBGA_732P_T
47UF_6.3V_METAL2 0.1UF_16V2 0.1UF_16V 2 0.1UF_16V
47UF_6.3V_METAL +V3S Engineer
C256
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
1 R&D CHK Size
1 C255 TITLE
A3
2 10UF_K_6.3V2 0.1UF_16V DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
Montara-GM(4/4)
EE2 2003-08-16 9:02:50 pm A03 PC8965
28-,27-,26- M_DATA_R_(63:0)
CN15
M_A(2:1) 28-,21- M_A_FR_(0) 27- 112 5
A0 DQ0
111 A1 DQ1 7
110 A2 DQ2 13
M_A(5:4) 28-,21- M_A_FR_(3) 27- 109 17
A3 DQ3
108 A4 DQ4 6
M_A_FR_(12:6) 27- 107 A5 DQ5 8
106 A6 DQ6 14
105 A7 DQ7 18
102 19
A8 DQ8
101 A9 DQ9 23
115 A10_AP DQ10 29
100 31 +V2.5
A11 DQ11
99 A12 DQ12 20
97 A13_DU DQ13 24
201
202
30
M_BS0_FR# 27- 117
DQ14
32 CN15
BA0 DQ15 GG
M_BS1_FR# 27- 116 BA1 DQ16 41 9 VDD1 VSS1 3
98 43 21 15
BA2_DU DQ17 VDD2 VSS2
71 CB0 DQ18 49 33 VDD3 VSS3 27
73 53 1 C1357 1 C1356 1 C1341 1 C1340 1 C1339 45 39
CB1 DQ19 VDD4 VSS4
79 42 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 57 51
CB2 DQ20 VDD5 VSS5
83 CB3 DQ21 44 69 VDD6 VSS6 63
+V2.5 72 CB4 DQ22 50 81 VDD7 VSS7 75
74 54 93 87
CB5 DQ23 VDD8 VSS8
1
80 CB6 DQ24 55 113 VDD9 VSS9 103
84 CB7 DQ25 59 131 VDD10 VSS10 125
R1369 21- 35 65 143 137
10K_5% M_CLK_DDR0 CK0 DQ26 C1310 VDD11 VSS11
M_CLK_DDR0# 21- 37 CK0# DQ27 67 155 VDD12 VSS12 149
21- 158 56 1 C1358 1 C1338 1 C1321 1 157 159
2 M_CLK_DDR1# CK1# DQ28 VDD13 VSS13
M_CLK_DDR1 21- 160 CK1 DQ29 60 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 167 VDD14 VSS14 161
89 CK2 DQ30 66 179 VDD15 VSS15 173
91 68 191 185
CK2# DQ31 VDD16 VSS16
1 M_CKE0 28-,21- 96 CKE0 DQ32 127 150UF_4V_METAL 10 VDD17 VSS17 4
M_CKE1 28-,21- 95 CKE1 DQ33 129 22 VDD18 VSS18 16
R1371 27- 120 135 34 28
10K_5% M_CAS_FR# CAS# DQ34 VDD19 VSS19
M_RAS_FR# 27- 118 RAS# DQ35 139 36 VDD20 VSS20 38
27- 119 128 C1294 C1309 46 40
2 M_WE_FR# WE# DQ36 1 1 VDD21 VSS21
M_CS0# 28-,21- 121 130 58 52
S0# DQ37 VDD22 VSS22
M_CS1# 28-,21- 122 136 70 64
S1# DQ38 150UF_4V_METAL 150UF_4V_METAL VDD23 VSS23
194 SA0 DQ39 140 82 VDD24 VSS24 76
196 141 92 88
SA1 DQ40 VDD25 VSS25
198 SA2 DQ41 145 94 VDD26 VSS26 90
ICH_SMCLK_3 195
33-,26-,20-,15-
SCL DQ42 151 114 VDD27 VSS27 104
ICH_SMDAT_3 193
33-,26-,20-,15-
SDA DQ43 153 132 VDD28 VSS28 126
86 RESET_DU DQ44 142 144 VDD29 VSS29 138
M_DM_R(8:0) 28-,27-,26-
DQ45 146 156 VDD30 VSS30 150
M_DM_R(0) 12 DM0 DQ46 152 +V3S 168 VDD31 VSS31 162
M_DM_R(1) 26 DM1 DQ47 154 180 VDD32 VSS32 174
M_DM_R(2) 48 163 192 186
DM2 DQ48 VDD33 VSS33
M_DM_R(3) 62 DM3 DQ49 165
M_DM_R(4) 134 DM4 DQ50 171 199 VDDID DU1 85
M_DM_R(5) 148 175 197 123
DM5 DQ51 R290 VDDSPD DU2
M_DM_R(6) 170 DM6 DQ52 164 SM_VREF 21- 1 2 1 VREF1 DU3 124
M_DM_R(7) 184 DM7 DQ53 166 0_5% 2 VREF2 DU4 200
78 172
DM8 DQ54
M_DQS_R(8:0) 28-,27-,26-
DQ55 176 SM_VREF_R 26-
11 177 1 C294
25
DQS0 DQ56
181 AMP_1473005_1_200P
DQS1 DQ57 2 0.1UF_16V
47 DQS2 DQ58 187
61 DQS3 DQ59 189
133 178
DQS4 DQ60
147 DQS5 DQ61 182
169 DQS6 DQ62 188
183 DQS7 DQ63 190
77 DQS8 +V3S
AMP_1473005_1_200P +V3S
SO DIMM 0 U16
R235
10K_5%
VCC 5
2
1 3 22-
SCK/SCK#(0)=SCK/SCK#(1)=SCK/SCK#(2) SET OUT# ETS#
SCK/SCK#(3)=SCK/SCK#(4)=SCK/SCK#(5)
4 HYST
1
2 GND
DQ=CB=DQS R236
10K_5%
SCK(2:0) be longer than DQS 1"~2"
2 MAX_MAX6509HAUK_T_SOT23_5P
SCK(5:3) be longer than DQS 1"~2"
SDQ(63:0) from MCH to DIMM0 2"~3.5"

SCS#,SCKE from MCH to DIMM0 2"~4.5"
SMA(12:0),SBS(1:0),SRAS#,SCAS#,SWE# 2"~3.5"
SCK 3"~6.5"
Engineer
LAYOUT NOTES : LOCATION MUST BE CENTER OF BOTTON SODIMM 0 CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
DDR-SDRAM-1
EE2 2003-08-16 9:02:54 pm A03 PC8965
28-,27-,25- M_DATA_R_(63:0)
CN16
M_AB(2:1) 28-,21- M_A(0) 28-,27-,21- 112 A0 DQ0 5
111 A1 DQ1 7
110 13
A2 DQ2
M_AB(5:4) 28-,21- M_A(3) 28-,27-,21- 109 A3 DQ3 17
108 A4 DQ4 6
M_A(12:6) 28-,27-,21- 107 A5 DQ5 8
106 A6 DQ6 14
105 18
A7 DQ7
102 A8 DQ8 19 +V2.5
101 A9 DQ9 23
115 29
A10_AP DQ10
201
202
100 31
99
A11
A12
DQ11
DQ12 20 CN16
97 24 9 GG 3
A13_DU DQ13 VDD1 VSS1
DQ14 30 21 VDD2 VSS2 15
M_BS0# 28-,27-,21- 117 BA0 DQ15 32 33 VDD3 VSS3 27
28-,27-,21- 116 41 1 C1337 1 C1355 1 C1322 1 C322 1 C1323 45 39
M_BS1# BA1 DQ16 VDD4 VSS4
98 BA2_DU DQ17 43 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 57 VDD5 VSS5 51
71 CB0 DQ18 49 69 VDD6 VSS6 63
73 53 81 75
CB1 DQ19 VDD7 VSS7
79 CB2 DQ20 42 93 VDD8 VSS8 87
83 CB3 DQ21 44 113 VDD9 VSS9 103
72 50 131 125
CB4 DQ22 VDD10 VSS10
+V2.5 74 CB5 DQ23 54 143 VDD11 VSS11 137
80 CB6 DQ24 55 155 VDD12 VSS12 149
84 59 1 C1360 1 C1359 1 C1361 157 159
1 CB7 DQ25 VDD13 VSS13
M_CLK_DDR3 21- 35 CK0 DQ26 65 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 167 VDD14 VSS14 161
R1399 21- 37 67 179 173
10K_5% M_CLK_DDR3# CK0# DQ27 VDD15 VSS15
M_CLK_DDR4# 21- 158 CK1# DQ28 56 191 VDD16 VSS16 185
2 M_CLK_DDR4 21- 160 CK1 DQ29 60 10 VDD17 VSS17 4
89 66 22 16
CK2 DQ30 VDD18 VSS18
91 CK2# DQ31 68 34 VDD19 VSS19 28
1 M_CKE2 28-,21- 96 CKE0 DQ32 127 36 VDD20 VSS20 38
28-,21- 95 129 C1320 46 40
R1400 M_CKE3 CKE1 DQ33 1 C1293 VDD21 VSS21
M_CAS# 28-,27-,21- 120 CAS# DQ34 135 58 VDD22 VSS22 52
10K_5% 28-,27-,21- 118 139 1 70 64
M_RAS# RAS# DQ35 150UF_4V_METAL VDD23 VSS23
+V3S M_WE# 28-,27-,21- 119 128 82 76
2 WE# DQ36 150UF_4V_METAL VDD24 VSS24
M_CS2# 28-,21- 121 S0# DQ37 130 92 VDD25 VSS25 88
M_CS3# 28-,21- 122 S1# DQ38 136 94 VDD26 VSS26 90
194 140 114 104
SA0 DQ39 VDD27 VSS27
196 SA1 DQ40 141 132 VDD28 VSS28 126
198 SA2 DQ41 145 144 VDD29 VSS29 138
ICH_SMCLK_3 33-,25-,20-,15- 195 SCL DQ42 151 156 VDD30 VSS30 150
ICH_SMDAT_3 33-,25-,20-,15- 193 SDA DQ43 153 +V3S 168 VDD31 VSS31 162
86 RESET_DU DQ44 142 180 VDD32 VSS32 174
M_DM_R(8:0) 28-,27-,25-
DQ45 146 192 VDD33 VSS33 186
M_DM_R(0) 12 DM0 DQ46 152
M_DM_R(1) 26 154 199 85
DM1 DQ47 VDDID DU1
M_DM_R(2) 48 DM2 DQ48 163 197 VDDSPD DU2 123
M_DM_R(3) 62 DM3 DQ49 165 SM_VREF_R 25- 1 VREF1 DU3 124
M_DM_R(4) 134 171 2 200
DM4 DQ50 VREF2 DU4
M_DM_R(5) 148 DM5 DQ51 175
M_DM_R(6) 170 DM6 DQ52 164
M_DM_R(7) 184 166 1 C292
78
DM7 DQ53
172 2 0.1UF_16V AMP_C_1279284_1_DDR_SODIMM_200P
DM8 DQ54
M_DQS_R(8:0) 28-,27-,25-
DQ55 176
11 177
DQS0 DQ56
25 DQS1 DQ57 181
47 DQS2 DQ58 187
61 189
DQS3 DQ59
133 DQS4 DQ60 178
147 DQS5 DQ61 182
169 DQS6 DQ62 188
183 DQS7 DQ63 190
77 DQS8
AMP_C_1279284_1_DDR_SODIMM_200P
SO DIMM 1
SCK(2:0) be longer than SCS(1:0),CKE(1:0) 1"~3"
SMA(12:0),SBS(1:0)
RAS#,CAS#,WE#
SCK(5:3) be longer than SCS(3:2),CKE(3:2) 1"~3"

SMA(12:0),SBS(1:0)
RAS#,CAS#,WE#
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
DDR-SDRAM-2
EE2 2003-08-16 9:02:58 pm A03 PC8965
28-,26-,25-
M_DATA_R_(63:0)
21- 1 R1332 2 28-,26-,25-

R1352 2 M_DM(0) M_DM_R(0)
21- 1 28-,26-,25-
M_DQS(7) M_DQS_R(7) 10_5%
10_5% RS1014
RS1029 M_DATA(4) 1 8 M_DATA_R_(4)
M_DATA(59) 4 5 M_DATA_R_(59) M_DATA(5) 2 7 M_DATA_R_(5)
M_DATA(62) 1 8 M_DATA_R_(62) 10_5%
10_5% R1334 2
21- 1 28-,26-,25-
R1350 2 M_DM(1) M_DM_R(1)
21- 1 28-,26-,25-
M_DQS(6) M_DQS_R(6) 10_5%
10_5% RS1016
RS1027 M_DATA(12) 1 8 M_DATA_R_(12)
M_DATA(54) 1 8 M_DATA_R_(54) 10_5%
10_5% R1336 2
21- 1 28-,26-,25-
R1348 2 M_DM(2) M_DM_R(2)
21- 1 28-,26-,25-
M_DQS(5) M_DQS_R(5) 10_5%
10_5% RS1018
M_DATA(43) 4
RS1025
5 M_DATA_R_(43)
M_DATA(20)
M_DATA(21)
1
2
8
7
M_DATA_R_(20)
M_DATA_R_(21)
close to DIMM1<750 mil
M_DATA(46) 1 8 M_DATA_R_(46) 10_5% M_A(12:6) 28-,26-,21- 25-
M_A_FR_(12:6)
10_5% M_A(12) R1370 1 2 10_5% M_A_FR_(12)
21- 1 R1338 2 28-,26-,25- M_A(11) R1339 1 2 10_5% M_A_FR_(11)
R1346 2 M_DM(3) M_DM_R(3)
M_DQS(4) 21- 1 28-,26-,25-
M_DQS_R(4) 10_5%
M_A(10) R1375 1 2 10_5% M_A_FR_(10)
10_5% RS1020 M_A(9) R1372 1 2 10_5% M_A_FR_(9)
RS1023 M_DATA(28) 1 8 M_DATA_R_(28)
M_DATA(34) 3 6 M_DATA_R_(34) M_DATA(24) 3 6 M_DATA_R_(24) M_A(8) R1340 1 2 10_5% M_A_FR_(8)
M_DATA(39) 2 7 M_DATA_R_(39) M_DATA(25) 4 5 M_DATA_R_(25) M_A(7) R1373 1 2 10_5% M_A_FR_(7)
M_DATA(38) 1 8 M_DATA_R_(38) 10_5% M_A(6) R1341 1 2 10_5% M_A_FR_(6)
10_5% R1347 2
21- 1 28-,26-,25-
R1337 2 M_DM(4) M_DM_R(4)
21- 1 28-,26-,25-
M_DQS(3) M_DQS_R(3) 10_5%
10_5% RS1022
RS1021 M_DATA(36) 1 8 M_DATA_R_(36)
M_DATA(26) 3 6 M_DATA_R_(26) M_DATA(32) 3 6 M_DATA_R_(32) 28-,26-,21- 1 R1374 2 25-
M_A(3) M_A_FR_(3)
M_DATA(31) 2 7 M_DATA_R_(31) M_DATA(33) 4 5 M_DATA_R_(33) 10_5%
M_DATA(30) 1 8 M_DATA_R_(30) 10_5%
28-,26-,21- 1 R1342 2 25-
10_5% R1349 2 M_A(0) M_A_FR_(0)
21- 1 28-,26-,25-
R1335 2 M_DM(5) M_DM_R(5) 10_5%
21- 1 28-,26-,25-
M_DQS(2) M_DQS_R(2) 10_5%
10_5% RS1024
RS1019 M_DATA(44) 1 8 M_DATA_R_(44)
M_DATA(22) 1 8 M_DATA_R_(22) 10_5%
10_5% 1 R1351 2
M_DM(6) 21- 28-,26-,25-
M_DM_R(6)
21- 1 R1333 2 28-,26-,25-
M_DQS(1) M_DQS_R(1) 10_5%
10_5% RS1026
RS1017 M_DATA(52) 1 8 M_DATA_R_(52)
M_DATA(11) 4 5 M_DATA_R_(11) M_DATA(53) 2 7 M_DATA_R_(53) 28-,26-,21- 1 R1376 2 25-
M_BS0# M_BS0_FR#
M_DATA(10) 3 6 M_DATA_R_(10) M_DATA(48) 3 6 M_DATA_R_(48) 10_5%
M_DATA(14) 1 8 M_DATA_R_(14) 10_5% M_BS1# 28-,26-,21- R1343 1 2 10_5% 25- M_BS1_FR#
10_5% M_CAS# 28-,26-,21- R1345 1 2 10_5% 25- M_CAS_FR#
21- 1 R1353 2 28-,26-,25- 28-,26-,21- R1377 1 2 10_5% 25-
R1331 2 M_DM(7) M_DM_R(7) M_WE# M_WE_FR#
M_DQS(0) 21- 1 28-,26-,25-
M_DQS_R(0) 10_5% M_RAS# 28-,26-,21- R1344 1 2 10_5% 25- M_RAS_FR#
10_5% RS1028
RS1015 M_DATA(60) 1 8 M_DATA_R_(60)
M_DATA(6) 1 8 M_DATA_R_(6) 10_5%
10_5%
21-
M_DATA(63:0)
close to DIMM0<750 mil
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
DDR-SDRAM-3
EE2 2003-08-16 9:03:02 pm A03 PC8965
M_AB(1) 26-,21-
M_AB(2) 26-,21-
M_AB(4) 26-,21-
M_DATA_R_(63:0) 27-,26-,25-,28- M_AB(5) 26-,21-
+V1.25S
M_CKE0 25-,21-
M_CKE1 25-,21-
M_DQS_R(3)
M_DQS_R(2)
M_DQS_R(1)
M_DQS_R(0)
M_CKE2 26-,21-
M_DM_R(3)
M_DM_R(2)
M_DM_R(1)
M_DM_R(0)
M_CKE3 26-,21-
M_A(12:0) 27-,26-,21-,25-,28-
27-,26-,25-
27-,26-,25-
27-,26-,25-
27-,26-,25-
27-,26-,25-
27-,26-,25-
27-,26-,25-
27-,26-,25-
56_5%
56_5%
56_5%
56_5%
56_5%
56_5%
56_5%
56_5%
56_5%
4 3 2 1 1 2 3 4 4 3 2 1 1 2 3 4 4 3 2 1 1 2 3 4 4 3 2 1 1 2 3 4 1 4 3 2 1 1 2 3 4
1 1 1 1 1 1 1 1 1 2 4 3 3 1 4 2
RS1033 RS9 RS1032 RS8 RS1031 RS7 RS1030 RS6 RS1034 RS11
56 56 56 56 56 56 56 56 RS1035 RS13 56 56
56 2
56
R1398
R1397
R1396
5 6 7 8 8 7 6 5 5 6 7 8 8 7 6 5 5 6 7 8 8 7 6 5 5 6 7 8 8 7 6 5
R241
2 2 2 2 2 2 2 2 5 6 7 8 8 7 6 5
R1395
R240
R238
R237
R239
8 7 5 6 6 8 5 7
4 3 2 1
1 3 2 4
RS10
56_5%
56_5%
56_5%
56_5%
56_5%
56
56_5%
RS1037
56_5%
56_5%
56_5%
56_5%
56
1 2 3 4 4 3 2 1 1 2 3 4 4 3 2 1 1 2 3 4 4 3 2 1 1 2 3 4 4 3 2 1 5 6 7 8 1 1 1 1 1
8 6 7 5
56_5%
1 1 1 1 1 1
R242
RS1040 RS16 RS1039 RS15 RS1038 RS14 RS1036 RS12
56 56 56 56 56 56 56 56
2 2 2 2 2
8 7 6 5 5 6 7 8 8 7 6 5 5 6 7 8 8 7 6 5 5 6 7 8 8 7 6 5 5 6 7 8
R1401
R1402
R1403
2 2 2 2 2 2
R1405
R243
R1407
R1406
R247
R246
R245
27-,26-,25-
27-,26-,25-
27-,26-,25-
27-,26-,25-
27-,26-,25-
27-,26-,25-
2 2
27-,26-,25-
27-,26-,25-
56_5% R1404
R244
1 1
56_5%
M_DM_R(6)
M_DQS_R(6)
M_DM_R(5)
M_DQS_R(5)
M_DM_R(4)
M_DQS_R(4)
M_DM_R(7)
M_DQS_R(7)
M_A(12:0) 27-,26-,21-,25-,28-
M_CS2# 26-,21-
M_CS3# 26-,21-
M_DATA_R_(63:0) 27-,26-,25-,28-
M_CS0# 25-,21-
M_CS1# 25-,21-
M_BS0# 27-,26-,21-
close to DIMM1< 800mil M_BS1# 27-,26-,21-
M_WE# 27-,26-,21-
+V1.25S
M_RAS# 27-,26-,21-
M_CAS# 27-,26-,21-
1 C320 1 C1371 1 C1373 1 C308 1 C303 1 C299 1 C295 1 C315 1 C1377

Close to DDR as passible
2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V
1 C314 1 C311 1 C310 1 C307 1 C302 1 C298 1 C293 1 C313 1 C1378 1 C317 1 C316
2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V
1 C1375 1 C1370 1 C1379 1 C306 1 C301 1 C297 1 C1374 1 C318

2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V
1 C1376 1 C1372 1 C321 1 C305 1 C300 1 C296

2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V
1 C319 1 C312 1 C309 1 C304

2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
DDR-SDRAM-4
EE2 2003-08-16 9:03:09 pm A03 PC8965
BLANK
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
BLANK
EE2 2003-08-16 9:03:15 pm A03 PC8965
53- TX0M
53- TX0P
53- TX1M
+V1.5S 53- TX1P
53- TX2M
53- TX2P
53- TXCP
+V3S 53- TXCM
1 1
R1235 +V3S 53-
R1238 2.2K COMP_B
2.2K 53-,30- LUMA_Y
53-,30- CHROMA_C
2 2 R1240 2 R1239 2 1 1
1 1 53-
R1236 R1237 HPD
22- DVOCFCDSTL
3.92K_1% 2.55K_1% 2.2K 2.2K
2
G
2 2
FDV301N
+V1.5S
Q1027
S
1 L1017 2
TDC0# 21
TDC0 22
TDC1# 24
TDC1 25
TDC2# 27
TDC2 28
TLC 30
TLC# 31
CVBS_B_U 39
Y_G 37
C_R_V 38
BCO 47
D
HPDET 9
MI2CDATA 22-
BLM11A121S
1 C1176 1
1
C1174
D4010 2 0.1UF_16V 2 10UF_K_6.3V
BAT54 22- +V3S
2
DVOCD(11:0)
DVOCD(11) 50 D11
G
DVOCD(10) 51 D10
FDV301N DVOCD(9) 52 45 1 L1021 2
D9 DVDDV
Q1028 DVOCD(8) 53 D8 VDD 33 BLM11A121S
1 C1171 1
S
DVOCD(7) 54
1
MI2CCLK 22-
D7 C1170
3
D4011 DVOCD(6) 55 2 0.1UF_16V2 10UF_K_6.3V

D6 U1028
3D
1
BAT54 DVOCD(5) 58 D5 CH_CH7009B_LQFP_64P GND0 34

DVOCD(4) 59 D4 GND1 40 +V3S
DVOCD(3) 60
1 C1215 1 C1213 D3
DVOCD(2) 61 D2
2 100PF_50V
2 100PF_50V DVOCD(1) 62 D1 DVDD1 12 1 L1022 2
DVOCD(0) 63 1 TV_GND TV_GND BLM11A121S
D0 DVDD0 1 C1175 1 C1221 1 C1216 1 C1177
DVDD2 49
3 VREF 2 0.1UF_16V2 0.1UF_16V2 0.1UF_16V2 10UF_K_6.3V
+V1.5S 6 +V3S
DGND0
PCI_RESET1#_3 56-,51-,44-,33-,22- 13 RESET# DGND1 11
DVOCBLANK 22- 2 DE DGND2 64
1 DVOBCCLKINT 22- 46 POUT_DET#
R1241 Q4010
10K L1033 4 1
TVDD0 23 1 2 S D
56 2
+V3S 2 DVOCCLK# 22-
XCLK# TVDD1 29 BLM11A121S
5
DVOCCLK 22- 57
XCLK 1 C1406 1 C1407 1 C1408 3 6
1 DVOCHSYNC 22- 4 H TGND0 20 G
DVOCVSYNC 22- 5 V TGND1 26 2 0.1UF_16V2 0.1UF_16V2 10UF_K_6.3V
R1242 14 32 FDC638P
SD TGND2 +V3S
1 1 1 10K 1 C1220 15 45-,13-
R1267 R1270 R1643 SC SLP_S3_5R
2 0.1UF_16V
1 L1016 2
OPEN OPEN 2
OPEN 44
AVDD1
2 2 2 BLM11A121S
DVOBCINTRB 22- 7
GPIO1
8 GPIO0 AGND2 41 CN1
10 AS 1 GND
2
35 ISET C8 33PF_50V GND
1 1 1 1 C1219 1 C1218 1 C1217 AVDD0 18 C1172
3 Y G 5
19 VSWING 1 2 4 C G 6
R1268 R1269 R1464 2 1 C1214 1 C1173 1
10K_5% 0.1UF_16V2 0.1UF_16V2 0.1UF_16V
42 XI_FIN
10K_5% 10K_5% 36 CVBS AGND0 16 2 0.1UF_16V2 0.1UF_16V2 10UF_K_6.3V SIN_2MJ_1572_005

(10/5) 1 L2 2 (10/5)
1 1
48 C_H_SYNC AGND1 17
43 XO
53-,30-
2 2 2
R1206 R1465 LUMA_Y
140_1% 2.4K_1% 1 LS_1MH_1.8U C10
1 SVIDEO CN
+V3
R1205 2 270PF_50V
2 2 75_5%
2 +V3
BAV99 D1001
TV_GND TV_GND TV_GND 1
1
TV_GND R9 1 C9
BAV99 D1002
75_1%
2 100PF_50V
1
3
2
CLOSE TO CH7009B
3
2
C11 33PF_50V
2
1 2
(10/5) L3 (10/5)
CHROMA_C 53-,30- 1 2
LS_1MH_1.8U
1 1 C13
15- R10 1 C12 2 270PF_50V
CLK_DVO14_3R 75_1%
2 100PF_50V
CLOSE TO CH7009B 2
R1466 2 Engineer
TV_GND
1
0
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
TV-ENCODER
EE2 2003-08-16 9:03:24 pm A03 PC8965
1 R291 2
0_5%
53-,22-
VGA_R
1 C4013 USBVCC1
2 OPEN
1 C5 1 C3
2 0.1UF_16V2 10UF_10V
53-,22- 1 R292 2 0_5%

VGA_G
1 C4014 CN5
1 1
2 OPEN 2 2
3 3
53- 4 4
DOCK_HSYNC 126_VCC 5 5
6 6
22- 1 1 7 7
HSYNC 8
0_5% 1 R5 R6 8
53-,22- 1 R293 2 9 9
VGA_B R7 2.2K_5% 2.2K_5% 10 10
1 C4015 10K_5% 53- 11 11
DOCK_VSYNC 2 2 12
2 OPEN 2 12 G 16
+V3 13 13 G 17
+V3S 14 14
15 15
+V3S VSYNC
22- U1001 126_VCC USBVCC1
1
3 VIDEO1 VCC1 2 SYN_7519S_15G2
8 TERM1 VCC2 12
R8 4 1 D1 1N4148
VIDEO2 VCC4
10K_5% 9 11 1 2
TERM2 PWRUP
1 1
5 VIDEO3 SD1 23 1 C4
2
R4066 R4067 10 TERM3 SYNC_OUT1 20 2 0.1UF_16V
2.2K_5% 2.2K_5% 19 SYNC_IN1 SD2 24
2 2
21 SYNC_IN2 SYNC_OUT2 22
22- 16 DDC_IN1 DDC_OUT1 15 53-
DDCDATA 22- DOCK_DDCDATA
DDCCLK 17 DDC_IN2 DDC_OUT2 18 53-
DOCK_DDCCLK
7 AGND VCC3 14
6 DGND VBIAS 13
CMD_VGA200_QSOP_24P
1 C7 1 C1004
2 2 0.1UF_16V
0.1UF_16V
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
CRT
EE2 2003-08-16 9:03:28 pm A03 PC8965
+V3S +V3S
1
R1002
47K_5% (20/5) +V3S
2
1 R1001 2 4
G
7 1 C1021 1 C1022 Place as passible as close to connector
10K_5% 6 2 10UF_K_6.3V 2 0.1UF_16V RS1007
1 C1023 3 34- 8 1
1
LCM_ID0 34- R1008
Q1006 5 S D 2 7 2
5 2 0.01UF_16V LCM_ID1 34- 0_5%
S1 8 1 6 3
1 LCM_ID2 34- 1 1
22- G1 5 4
DIGON 6 FDR840P Q1005 1 LCM_ID3 R1009 R10102 C1034 0.1UF_16V
D1 R1011 OPEN 4.7K_5%4.7K_5%
D2 4 100_5% R1026 2
1 2
3 G2 LCM_ID4 34- 1
2 2
2 OPEN CN8
S2 (20/5) 2
(20/5) 1
NDC7002N 1
2 2
3 3
4 4
5 5
6 6
7 7
22- 8 8
LCM_DDCCLK 9 9
22- 10 10
LCM_DDCDATA 11
TXOUTL0- 22- 11
22- 12 12
TXOUTL0+ 13
TXOUTL1- 22- 13
22- 14 14
TXOUTL1+ 15
TXOUTL2- 22- 15
22- 16 16
TXOUTL2+ 22- 17
TXCLKOUTL- 17
22- 18 18
TXCLKOUTL+ 19 19
20 20
22- 21 21
TXOUTU0- 22
TXOUTU0+ 22- 22
22- 23 23
TXOUTU1- 24
TXOUTU1+ 22- 24
22- 25 25
TXOUTU2- 26
TXOUTU2+
22- 26
22- 27 27
TXCLKOUTU- 28
TXCLKOUTU+
22- 28
+V3S +V5A 29 29
C1035 30 30
1 100UF_10V 31 31
32 32
1 L1005 2 BLM41P800S
1
33 33
R39 34 34
OPEN 35 35
INV_PWM_336-,22-
36 36
2
37 37 G 41
1 R38 2 1 R37 2 38 38 G 42
39 39
0_5% 100_5% 40
Q4 3 40
D
22- 2G 1 C71 1 C1024 1 C1038 IPEX_20265_040E
BLON
S 2 0.1UF_16V 2 1000PF_04022 0.1UF_16V
BSS138_OPEN 1
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
LCD CONN
EE2 2003-08-16 9:03:32 pm A03 PC8965
+V3A
33- 1 R1114 2
+V3A ALERT_CLK_3
+V5S 2.2K_1%
33- 1 R1110 2 1 C141
ALERT_DAT_3
2.2K_1% 2 0.1UF_16V
1 1
5-,33- 1 R91 2
R1117 STBY_SWIN#_3
R1116 10K_5% Q1018 10K_5%
10K_5% 2 2N7002
+V_RTC
G
2 2
1 R1113 2 3 1 26-,25-,20-,15-,33-
S
ICH_SMCLK_3 R117
33- 1 2
33_5% 2 INTRUDER#_3
U1013 100K_5% +V3S
G
51-,56-,47-,50- 1 R1112 2 3 1 26-,25-,20-,15-,33-
PCI_AD(31:0) ICH_SMDAT_3
S
PCI_AD(0) H5 PCI_AD0 SM_INTRUDER# W6 33-
PCI_AD(1) AC3 INTRUDER#_3 33_5% Q1019 R1119 2
J3 PCI_AD1 System SMLINK0 33- ALERT_CLK_3 ICH_SMDAT_3 26-,25-,20-,15-,33- 1
PCI_AD(2) H3 PCI_AD2 SMLINK1 AB1 33- 2N7002
+VCCP
Management SMB_CLK ALERT_DAT_3 2.2K_1%
PCI_AD(3) K1 PCI_AD3 AC4
PCI_AD(4) G5 I/F AB4 26-,25-,20-,15-,33- 1 R1118 2
PCI_AD4 SMB_DATA ICH_SMCLK_3
PCI_AD(5) J4 PCI_AD5 AA5 5-,33-
PCI_AD(6)
SMB_ALERT#/GPIO11 STBY_SWIN#_3 1 2.2K_1%
H4 PCI_AD6
PCI_AD(7) J5 Y22 36- R1265 36-,33- 1 R1165 2
PCI_AD7 CPU_A20GATE A20GATE_3 56_5% RUNSCI0#_3
PCI_AD(8) K2 PCI_AD8 CPU_A20M# AB23 16- H_A20M#
PCI_AD(9) U23 10K_5%
G2 PCI_AD9 CPU_DPSLP# 22-,17- H_DPSLP# R1266 2 2 +V3S
PCI_AD(10) L1 PCI_AD10 CPU_FERR# AA21 1 16- H_FERR_S#
PCI_AD(11) G4 PCI_AD11 CPU_IGNNE# W21 16- H_IGNNE# 56_5%
PCI_AD(12) L2 PCI_AD12 CPU_INIT# V22 55-,16-
AB22 H_INIT#
PCI_AD(13) H2 16-
PCI_AD(14) L3
PCI_AD13 CPU I/F CPU_INTR V21 16-
H_INTR
50-,33- 1
R1099 2 8.2K_5% R11621 2 20-,33-
PCI_AD14 CPU_NMI H_NMI MPCIGNT0#_3 THERM_SCI#
PCI_AD(15) F5 PCI_AD15 CPU_PWRGOOD Y23 17- H_PWRGD 8.2K_5%
PCI_AD(16) F4 PCI_AD16 CPU_RCIN# U22 36- KBCPURST#_3
PCI_AD(17) U21 17- R113 8.2K_5% R112 1
N1 PCI_AD17 CPU_SLP# H_CPUSLP# NICGNT1#_3 51-,33- 1 2 2 33- DMA_GNTA#_3
PCI_AD(18) E5 PCI_AD18 CPU_SMI# W23 16- H_SMI# 8.2K_5%
PCI_AD(19) N2 V23 16- 47-,33- 1 R1164 2 8.2K_5% R107 1 2 33-
PCI_AD19 CPU_STPCLK# H_STPCLK# CBGNT2#_3 DMA_GNTB#_3
PCI_AD(20) E3 PCI_AD20 8.2K_5%
PCI_AD(21)
PCI_AD(22)
N3
E4
PCI_AD21 PCI HUB_PD0
L19
L20
HUB_PD(0)
HUB_PD(1) 23- 33- 1 R109 2 8.2K_5% R11611 2 56-,33-
PCI_AD22 HUB_PD1 HUB_PD(10:0) GNT4#_3 1394PCIGNT3#_3
PCI_AD(23)
PCI_AD(24)
M5
E2
PCI_AD23 I/F HUB_PD2
M19
M21
HUB_PD(2)
HUB_PD(3)
8.2K_5%
PCI_AD24 HUB_PD3
PCI_AD(25) P1 PCI_AD25 P19 HUB_PD(4) +V3S
PCI_AD(26) HUB_PD4 R19 HUB_PD(5)
E1 PCI_AD26 HUB_PD5
PCI_AD(27) P2 PCI_AD27 T20 HUB_PD(6)
HUB_PD6 R20
PCI_AD(28)
PCI_AD(29)
D3 PCI_AD28 HUBLINK HUB_PD7 P23
HUB_PD(7)
HUB_PD(8)
+V1.5S
R1 PCI_AD29
PCI_AD(30) D2 PCI_AD30
I/F HUB_PD8 L22 HUB_PD(9) +V1.5S MPCIREQ0#_3 50-,33- 1 R1097 2 2 R1095 1 47-,33- CBREQ2#_3
PCI_AD(31) HUB_PD9 N22 HUB_PD(10)
P4 PCI_AD31 8.2K_5% 8.2K_5%
50-,47-,56-,51- HUB_PD10 K21 1
R1257 2 1
PCI_CBE#(3:0) HUB_PD11 R1096 2 R1163 1
PCI_CBE#(0) J2 PCI_C/BE#0 T21 15- R1260 51-,33- 1 2 33-
HUB_CLK 56_5% CLK_ICHHUB 2 NICREQ1#_3 REQ4#_3
PCI_CBE#(1) K4 PCI_C/BE#1 48.7_1% +VS_HUBREF
N20 R1258 8.2K_5% 8.2K_5%
PCI_CBE#(2) M4 PCI_C/BE#2 23-
PCI_CBE#(3) HUB_PSTRB# P21 HUB_PSTRB# 2 487_1%
N4 PCI_C/BE#3 HUB_PSTRB R23 23- HUB_PSTRB
HUB_RCOMP M23 HUB_VREF_ICH 1 +V3S
50-,33- C1 PCI_GNT#0
MPCIGNT0#_3 51-,33- HUB_VREF R22
NICGNT1#_3 E6 PCI_GNT#1 HUB_VSWING 2
47-,33- A7 56-,33- 1 R110 2 1 R182 2 45-,33-
CBGNT2#_3 PCI_GNT#2 +V3S C1245 PIRQH#_3 IRQ15_3
56-,33- B7 J19 R180 2 1 0_5% C1246 1 1 R1259
1394PCIGNT3#_3 PCI_GNT#3 INT_APICCLK H19 8.2K_5% 8.2K_5%
GNT4#_3
33- D6 PCI_GNT#4 INT_APICD0 K20 R178 2 1 10K_5%
2 2
150_1%
R181 2 1 10K_5% 0.01UF_16V 0.01UF_16V 56-,33- 1 R108 2 1 R105 2 50-,33-
INT_APICD1 1 +V1.5S 1394REQ3#_3 PIRQF#_3
50-,33- B1 D5 33- 2
MPCIREQ0#_3 PCI_REQ#0 INT_PIRQA# PIRQA#_3 8.2K_5% 8.2K_5%
NICREQ1#_3
51-,33- A2 PCI_REQ#1 Interrupt INT_PIRQB# C2 33-
PIRQB#_3 R111
47-,33- B3 B4 47-,33- 8.2K_5%
CBREQ2#_3 56-,33- C7
PCI_REQ#2 I/F INT_PIRQC#
A3 47-,33-
PIRQC#_3
47-,38-,36-,33- 1 R1256 2 1 R1100 2 33-
1394REQ3#_3 PCI_REQ#3 INT_PIRQD# C8 PIRQD#_3 1 1 SERIRQ_3 PIRQG#_3
33- B6 PCI_REQ#4 51-
REQ4#_3 INT_PIRQE#/GPIO2 PIRQE#_3 R1261 8.2K_5% 8.2K_5%
D7 50-,33-
INT_PIRQF#/GPIO3 C3 PIRQF#_3 130_0.5% R1192 2
CLK_ICHPCI_3R 15- P5 PCI_CLK INT_PIRQG#/GPIO4 C4 33- PIRQG#_3 IRQ14_3 44-,33- 1
PCI_DEVSEL#_3
56-,51-,50-,47-,33- M3 PCI_DEVSEL# INT_PIRQH#/GPIO5 56-,33-
PIRQH#_3 +VS_HUBVSWING 2 8.2K_5% +V3S
56-,51-,50-,47-,33- F1 PCI_FRAME# INT_IRQ14 AC13 44-,33-
PCI_FRAME#_3 IRQ14_3
RUNSCI0#_3 36-,33- B5 PCI_GPIO0/REQA# INT_IRQ15 AA19
J22
45-,33- IRQ15_3
THERM_SCI# 20-,33- A6 PCI_GPIO1/REQB#/REQ5# INT_SERIRQ 47-,38-,36-,33- SERIRQ_3
DMA_GNTA#_3 33- E8 PCI_GPIO16/GNTA# 1 PIRQC#_3 47-,33- 8.2K_5%2 R1160 1 1 R106 28.2K_5% 33- PIRQA#_3
33- C5 D10 1 C1249
DMA_GNTB#_3 PCI_GPIO17/GNTB#/GNT5# EER_CS
56-,51-,50-,47-,33- L5 D11 R1262
PCI_IRDY#_3
56-,51-,50-,47- G1
PCI_IRDY# EEPROM EER_DIN
A8
2 0.01UF_16V
150_1% 47-,33- 8.2K_5%2 R1159 1 1 R1098 28.2K_5% 33-
PCI_PAR_3 PCI_PAR EER_DOUT PIRQD#_3 PIRQB#_3
PCI_PERR#_3
56-,51-,50-,47-,33- L4 PCI_PERR# I/F EER_SHCLK C12
2
PCI_LOCK#_3 33- M2 PCI_LOCK# +V3S
56-,51-,50-,47-,33- W2 A10
PCI_PME#_3 PCI_PME# LAN_RXD0
U5 A9
56-,51-,50-,47-,36-,33- K5
PCI_RST# LAN LAN_RXD1
A11
PCI_SERR#_3 PCI_SERR# LAN_RXD2
PCI_STOP#_3 56-,51-,50-,47-,33- F3 PCI_STOP# I/F LAN_TXD0 B10
R11021 8.2K_5% R116
56-,51-,50-,47-,33- F2 PCI_TRDY# LAN_TXD1 C10 56-,51-,50-,47-,33- 2 1 2 56-,51-,50-,47-,36-,33-
PCI_TRDY#_3 PCI_FRAME#_3 PCI_SERR#_3
LAN_TXD2 A12 8.2K_5%
+V3S LAN_JCLK C11 R84
B11 R1141 8.2K_5%
2 2
LAN_RSTSYNC 56-,51-,50-,47-,33- 1 56-,51-,50-,47-,33-
PCI_IRDY#_3 PCI_DEVSEL#_3
LAN_RST# Y5 2 8.2K_5% R115 8.2K_5%
56-,51-,50-,47-,33-
R11011 2 1 2 56-,51-,50-,47-,33-
PCI_TRDY#_3 PCI_PERR#_3
U1014 R90 8.2K_5%
1
5
6
56-,51-,44-,30-,22- ITL_ICH4_M_BGA_421P 10K_5%
56-,51-,50-,47-,33-
R11031 8.2K_5%
2
R1104
1 2 33-
PCI_RESET1#_3 1 PCI_STOP#_3 PCI_LOCK#_3
8.2K_5%
2 FAIR_NC7WZ17_SC70_6P +V3A
56-,51-,50-,47-,33- 1 R1058 2
PCI_PME#_3
10K_5%
+V3S
Engineer
U1014
3
5
4
55-,50-,47-,38-,36-
PCI_RESET2#_3
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
2 A3
FAIR_NC7WZ17_SC70_6P DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
ICH4-1
EE2 2003-08-16 9:03:36 pm A03 PC8965
+V3S +V3S
+V3A +V3S
+V3A
1 1
1 2
R86 R154
1
R1107
20K_5% 8.2K_5% U1013 R88
10K_5%
R85
100K_5%
10K_5% 2 2 D2
AGPBUSY#_3
22- R2 PM_AGPBUSY#/GPIO6 2 1
19-,16- Y3 R3 1 3 53-,52-,39-
2 ITP_DBRESET# PM_SYSRST# GPIO_7 PREP
36- AB2 V4 36-
LOW_BAT#_3 PM_BATLOW# GPIO_8 WAKEUP0#_3
T3 GPIO_12 V5 45- BAT54
PM_C3_STAT#/GPIO21 Unmuxed MBAY_ATTACHED#
56-,51-,50-,47-,38-,36- 1 R1111 2 AC2 GPIO_13 W3 55-
CLKRUN#_3 PM_CLKRUN#/GPIO24 V2 LID_SW#_3
PM_DPRSLPVR 11- 33_5% V20 PM_DPRSLPVR GPIO GPIO_25 53-
MBAY_DISABLE
55-,53-,36- AA1 PM_PWRBTN# GPIO_27 W1 51-
PWR_SWIN#_3 S3_WOL_EN
36- 1 R1167 2 AB6 W4 TP552
PM_PWROK
0_5% Y1
PM_PWROK Power GPIO_28
PM_RI# Management
RSMRST# 36- AA6 PM_RSMRST#
15- W18 IDE_PDCS1# Y13 44-
1 1 SLP_S1#_3R PM_SLP_S1#/GPIO19 AB14 PDCS1#_3
55-,51-,41-,36-,15-,13-,12-,9-,8- Y4 PM_SLP_S3# IDE_PDCS3# 44-
R1115 R4058 SLP_S3#_3R AB21 PDCS3#_3
R1108 1 2 OPEN Y2 PM_SLP_S4# IDE_SDCS1# 45-
SDCS1#_3
10K_5% OPEN 13-,9- 1 2 0_5% AA2 AC22 45-
SLP_S5#_3R PM_SLP_S5# IDE_SDCS3# SDCS3#_3
15-,11- R1109 W19
2 2 CPUSTOP#_3 PM_STPCPU#/GPIO20
15- Y21 IDE_PDA0 AA13 44-
PCISTOP#_3 PM_STPPCI#/GPIO18 AB13 PDA(0)
SUS_CLK 22- AA4 PM_SUS_CLK IDE_PDA1 44-
PDA(1)
43-,38-,36- AB3 PM_SUS_STAT#_LPCPD# IDE_PDA2 W13 44-
SUS_STAT#_3 AA20 PDA(2)
TEMP_WARN#_3 20- V1 PM_THRM# IDE_SDA0 45-
SDA(0)
IDE_SDA1 AC20 45-
AC21 SDA(1)
J21 IDE_SDA2 45-
PM_GMUXSEL/GPIO23 SDA(2)
Y20 44-
SB_VGATE 36-,11- V19 PM_CPUPERF#/GPIO22
PM_VGATE/VRMPWRGD
IST IDE_PDD0
AB11 PDD(0)
PDD(15:0)
AC11 PDD(1)
IDE_PDD1 Y10
BITCLK_3_ICH 41- B8 AC_BITCLK IDE_PDD2 PDD(2)
55-,41- C13 AC_RST# AA10 PDD(3)
CODEC_RST#_ICH IDE_PDD3 AA7
+V3S SDATA_IN0_ICH
41- D13 AC_SDATAIN0 IDE_PDD4 PDD(4)
SDATA_IN1_ICH 55- A13
B13
AC_SDATAIN1 AC’97 IDE_PDD5
AB8
Y8
PDD(5)
PDD(6)
SDATA_OUT_ICH 55-,41- D9
AC_SDATAIN2
AC_SDATAOUT I/F IDE IDE_PDD6
IDE_PDD7
AA8 PDD(7)
55-,41- C9 AB9 PDD(8)
1
R87
FRAME_SYNC_ICH AC_SYNC
I/F IDE_PDD8
IDE_PDD9
Y9 PDD(9)
LPC_AD(0) 55-,38-,36- T2 LPC_AD0 AC9 PDD(10)
OPEN IDE_PDD10 W9
LPC_AD(1) 55-,38-,36- R4 LPC_AD1 IDE_PDD11 PDD(11)
LPC_AD(2) 55-,38-,36- T4 LPC_AD2 AB10 PDD(12)
2
LPC_AD(3) 55-,38-,36- U2 LPC_AD3 LPC IDE_PDD12
IDE_PDD13
W10
W11
PDD(13)
LPC_DRQ0# 38- U3 LPC_DRQ0# PDD(14)
LPC_DRQ1# U4 LPC_DRQ1# I/F IDE_PDD14
IDE_PDD15
Y11
W17
PDD(15) 45- SDD(15:0)
LPC_FRAME#_3 55-,38-,36- T5 LPC_FRAME# IDE_SDD0 SDD(0)
AB17 SDD(1)
IDE_SDD1 W16
USB_PP0 46- C20 USB_PP0 IDE_SDD2 SDD(2)
46- A21 USB_PP1 AC16 SDD(3)
USB_PP1 IDE_SDD3 W15
USB_PP2 53- C18 USB_PP2 IDE_SDD4 SDD(4)
53- A19 USB_PP3 AB15 SDD(5)
USB_PP3 IDE_SDD5
54- C16 USB_PP4 W14 SDD(6)
USB_PP4 IDE_SDD6 AA14
"reserved" USB_PP5 A17 USB_PP5 IDE_SDD7 SDD(7)
46- D20 USB_PN0# Y14 SDD(8)
USB_PN0 IDE_SDD8 AC15
USB_PN1 46- B21 USB_PN1# IDE_SDD9 SDD(9)
53- D18 USB_PN2# AA15 SDD(10)
USB_PN2 IDE_SDD10
USB_PN3 53- B19 USB_PN3# USB IDE_SDD11
Y15
AB16
SDD(11)
USB_PN4 54- D16 USB_PN4# SDD(12)
+V3A "reserved" USB_PN5 B17 USB_PN5# I/F IDE_SDD12
IDE_SDD13
Y16
AA17
SDD(13)
R149 IDE_SDD14 SDD(14)
+V3A 46- B15 USB_OC0# Y17 SDD(15)
10K_5% USB_OC#0
1 2 C14
IDE_SDD15
USB_OC1#
R150 USB_OC#1 46- A15 USB_OC2# IDE_PDDACK# Y12 44-
PDDACK#_35
+V3A 1 2 B14 USB_OC3# IDE_SDDACK# AB19 45-
SDDACK#_35
A14 USB_OC4# IDE_PDDREQ AA11 44-
10K_5% 210K_5% AB18 PDDRQ_35
R148 1 D14 USB_OC5# IDE_SDDREQ 45-
SDDRQ_35 +V_RTC
+V3S IDE_PDIOR# AC12 44- +V3L
PDIOR#_3
R1229 1 2 A23 USB_RBIAS IDE_SDIOR# Y18 45-
44- SDIOR#_3
22.6_1% B23 USB_RBIAS# IDE_PDIOW# W12 PDIOW#_3
IDE_SDIOW# AA18 45-
SDIOW#_3
R179 1 2 OPEN J20 IDE_PIORDY AB12 44-
GPIO32 AC19 PDIORDY_35 1
LCM_ID0 32- G22 GPIO33 IDE_SIORDY 45-
SDIORDY_35
2
LCM_ID1 32- F20 R119
GPIO34 J23 180K_1%
LCM_ID2 32- G20 GPIO35 CLK_14 15- CLK_ICH14_3R
32- F21 F19 15- D1010
LCM_ID3 GPIO36 CLK_48 CLK_ICH48_3R 2
GPIO W7 BAT54C
3
FWH_WP#_3 55- H20 RTCRST# C1166
55- F23 GPIO37 Clocks AC7 C1143 15PF
FWH_TBL#_3 GPIO38 CLK_RTCX1 1 1
H22 CLK_RTCX2 AC6 1 2
1
39- G23 GPIO39 Y6 1
SER_SHD#_3 GPIO40 CLK_VBIAS 1 4 3
X1002 R118 2
SHUTDOWN 43- H21 GPIO41 2 C172 OPEN
R1166
LCM_ID4 32- F22 GPIO42 SPKR H23 32.768KHZ 0.1UF_16V 2 1UF_10V
PP_FDD_SMI 38- E23
GPIO43
Misc THRMTRIP# W20
10M_5%
RTCBAT
2 1 2
+V3S R1169
ITL_ICH4_M_BGA_421P C1144
1
15PF
2 2 1K_5% 1
+VCCP C1165
5 U1032 1 1
2 4 38- NPCI_RESET 0.047UF_10V 2 R1168 2 C1145
0.1UF_16V
1 1
TC7S04F_OPEN 2 10M_5% 1
3 R1135 R1263
56_5% 56_5% 41- PCSPKR_ICH_3
2 2
16- PM_THRMTRIP# RTC CIRCUITRY
1
2 C1250
0.1UF_16V Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
ICH4-2
EE2 2003-08-16 9:03:40 pm A03 PC8965
+V1.5A
0.1UF_16V 0.1UF_16V 0.1UF_16V +V3S
U1013 1 C1244 1 C236 1 C206 1 C171

2 2 2 2
A1 VSS0
A4 VSS1 VSS52 G19
A16
A18
VSS2
VSS3
VSS53
VSS54
G21
H1
U1013
A20 VSS4 VSS55 J6 10UF_K_6.3V E12 VCCSUS1.5_0 VCC3.3_0 A5
A22 VSS5 VSS56 K3 +V1.5S E13 VCCSUS1.5_1 VCC3.3_1 B2
AA3 VSS6 VSS57 K11 0.1UF_16V E20 VCCSUS1.5_2 VCC3.3_2 H6
AA9 VSS7 VSS58 K13 +V3S F14 VCCSUS1.5_3 VCC3.3_3 H18
AA12 VSS8 VSS59 K19 G18 VCCSUS1.5_4 VCC3.3_4 J1 1 1 1 1 1 1 1 1 1 1 1
AA16 VSS9 VSS60 K23 +V3S 1 C235 R6 VCCSUS1.5_5 VCC3.3_5 J18 2 2 2 2 2 2 2 2
2 2 2
AA22 VSS10 VSS61 L10 2 T6 VCCSUS1.5_6 VCC3.3_6 K6 C168 C243
C215 C170 C210 C140
AB7 VSS11 VSS62 L11 U6 VCCSUS1.5_7 VCC3.3_7 M10 C216 C163 C214 C166 C1105
AB20 VSS12 VSS63 L12 1 VCC3.3_8 P6 0.1UF_16V 0.1UF_16V0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V 10UF_K_6.3V
AC1 VSS13 VSS64 L13 D1006 VCC3.3_9 P12
AC5 VSS14 VSS65 L14 VCC3.3_10 U1
AC10 VSS15 VSS66 L21 +V5S +V5S_ICHREF F6 VCCLAN1.5_0 VCC3.3_11 V10
AC14 VSS16 VSS67 M1 3 1 C165 F7 VCCLAN1.5_1 VCC3.3_12 V16
+V5A
AC18 VSS17 VSS68 M11 VCC3.3_13 V18
BAT54 2
POWER
AC23 VSS18 VSS69 M12 1 R1105 2 0.1UF_16V VCC3.3_14 AC8 +V1.5S
B9 VSS19 VSS70 M13 1K_1% E9 VCCLAN3.3_0 VCC3.3_15 AC17
1
B12 VSS20 VSS71 M20
C1106 C164 1 F9 VCCLAN3.3_1
B16 VSS21 VSS72 M22 C1163 VCC1.5_0 K10
2 0.1UF_16V 2
VSS
B18 VSS22 VSS73 N5 1UF_16V VCC1.5_1 K12

B20 VSS23 VSS74 N10 1 R1191 2 E7 VCC5REF1 VCC1.5_2 K18 1 1 1 1 1
B22 VSS24 VSS75 N11 1K_1% V6 VCC5REF2 VCC1.5_3 K22 2 C241 2 C169 2 C211 2 C238 2 C1164
C6 VSS25 VSS76 N12 +V3A VCC1.5_4 P10 0.1UF_16V 0.1UF_16V 0.1UF_16V
C15 VSS26 VSS77 N13 1 VCC1.5_5 T18 0.1UF_16V 10UF_K_6.3V
C17 VSS27 VSS78 N14 E15 VCC5REFSUS1 VCC1.5_6 U19
C19 VSS28 VSS79 N19 1UF_16V 2 VCC1.5_7 V14
C21 VSS29 VSS80 N21 0.1UF_16V +V1.5S L23 VCCHI_0
C23 VSS30 VSS81 N23 M14 VCCHI_1 VCCRTC AB5
D1 VSS31 VSS82 P3 1 C207 P18 VCCHI_2
D4 VSS32 VSS83 P11 2 T22 VCCHI_3 VCCSUS3.3_0 E11
D8 VSS33 VSS84 P13 BAT54 VCCSUS3.3_1 F10
D12 VSS34 VSS85 P20 1 3 VCCSUS3.3_2 F15
D1009
D15 VSS35 VSS86 P22 C22 VCCPLL VCCSUS3.3_3 F16 +V_RTC
D17 VSS36 VSS87 R5 VCCSUS3.3_4 F18
D19 VSS37 VSS88 R18 VCCSUS3.3_5 K14
D21 VSS38 VSS89 R21 1 C1167 1 C12471 C240 1 C1248 1 C242 P14 VCC_CPU_IO_0 VCCSUS3.3_6 V7
D22 VSS39 VSS90 T1 2 2 2 2 2 U18 VCC_CPU_IO_1 VCCSUS3.3_7 V8
D23 VSS40 VSS91 T19 AA23 VCC_CPU_IO_2 VCCSUS3.3_8 V9
E10 VSS41 VSS92 T23 VCCSUS3.3_9 F17
E14 VSS42 VSS93 U20 10UF_K_6.3V
E16 VSS43 VSS94 V3 1
0.1UF_16V 0.1UF_16V 0.1UF_16V
E17
E18
VSS44
VSS45
VSS95
VSS96
V15
V17 0.1UF_16V
ITL_ICH4_M_BGA_421P 2
C173
E19 VSS46 VSS97 W5 0.1UF_16V
E21 VSS47 VSS98 W8 +V1.5S
E22 VSS48 VSS99 W22
F8 VSS49 VSS100 Y7
G3 VSS50 VSS101 Y19
G6 VSS51
+V3A
ITL_ICH4_M_BGA_421P 1
C239
0.01UF_16V
+VCCP
1 1 1 1 1 1
1 R1264 2 C1252 C213 C1251
2 C208 2 C237 2 C209 2 C167 2 C212 2 C1253
0_5% 1 1 1 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V 10UF_K_6.3V
2 2 2
0.1UF_16V
1UF_16V 0.1UF_16V
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
ICH4-3
EE2 2003-08-16 9:03:45 pm A03 PC8965
+V3S
+V3A
0.1UF_16V
C1287
1 1 C1243 1 C270 1 C271 1 C272 1 1 C1290 1 C1289 1 C1288
C1242
2 10UF_K_6.3V 2 2 2 0.1UF_16V 2 0.1UF_16V 10UF_K_6.3V 2 2 2 0.1UF_16V
0.1UF_16V 0.1UF_16V 0.1UF_16V
U1030
11
67
81
94
VCC2 30
VCC2 38
VCC2 47
VCC1
VCC1
VCC1
VCC1
SCAN_OUT(11:0) 55-,37- +V3A
SCAN_OUT(0) 17 KSO0 OUT0 99 33-

RUNSCI0#_3
SCAN_OUT(1) 16 KSO1 OUT1_IRQ8# 100 TP573
SCAN_OUT(2) 15 KSO2
SCAN_OUT(3) 14 KSO3 OUT7_SMI# 98 6-
BATSELB_A#
SCAN_OUT(4) 13 KSO4 OUT8_KBRST 97 TP574 33-
KBCPURST#_3 1 1 D1012
R1012 2
General Purpose I/O Interface
20K_5%
20K_5%
SCAN_OUT(5) 12 96 1 32-,22-
R209
R210
KSO5 OUT9_PWM2 INV_PWM_3 BAT54
10 95
Keyboard/Mouse Interface
SCAN_OUT(6) KSO6 OUT10_PWM0 20-
0_5% FAN_PWM_3 3 1
SCAN_OUT(7) 9 KSO7 OUT11_PWM1 93 5-
CHGCTRL_3 54-,50- XMIT_OFF#
SCAN_OUT(8) 7 KSO8 2 2
SCAN_OUT(9) 6 KSO9 GPIO2 62 55-,53-,34- PWR_SWIN#_3
SMSC_LPC47N250_TQFP_100P
SCAN_OUT(10) 5 KSO10 GPIO3 63
+V5S SCAN_OUT(11) 4 KSO11 GPIO4_KSO14 64 55- VOL_DN
SCAN_IN(7:0) 37-,55- TP129 3 KSO12_OUT8_KBRST GPIO5_KSO15 66 55- VOL_UP
2 KSO13_GPIO18 34- RSMRST#
GPIO7_PWM3 68 R12551 2 10K_5%
C269 22PF_50V +V3A
SCAN_IN(0) 25 KSI0 GPIO8_RXD 69 5-
ACIN#
SCAN_IN(1) 24 KSI1 GPIO9_TXD 70 34-
LOW_BAT#_3 1 2 +V3A
1 1 1 1
SCAN_IN(2) 23 KSI2 R207 1 2100K_1% R1254 1 210K_5%
SCAN_IN(3) 22 KSI3 6- R208 1 100K_5% 2
R1287 R1286 R1285 R1284 BATSTAT#
SCAN_IN(4) 21 KSI4 GPIO11_AB2A_DATA 71
4.7K_5% 4.7K_5% 4.7K_5% 4.7K_5% SCAN_IN(5) 20 72 55-
KSI5 GPIO12_AB2A_CLK SCROLL_LED#_3
2 2 2 2 SCAN_IN(6) 19 KSI6 GPIO13_AB2B_DATA 73 55-,36- NUM_LED#_3
SCAN_IN(7) 18 KSI7 GPIO14_AB2B_CLK 74 6- THM_MBAY#
GPIO15_FAN_TACH1 75
IM_CLK_5 37- 26 IMCLK GPIO16_FAN_TACH2 76 6- THM_MAIN# 56-,51-,50-,47-,33- PCI_SERR#_3
IM_DAT_5 37- 27 IMDAT GPIO17_A20M 77 TP128 33- A20GATE_3
KB_CLK_5 53- 29 KCLK
KB_DAT_5 53- 31 KDAT GPIO20_PS2CLK 78 6-,5- AIRACIN#
EM_CLK_5 53- 32 EMCLK GPIO21_PS2DAT 80 TP575 55-,51-,41-,34-,15-,13-,12-,9-,8- SLP_S3#_3R
EM_DAT_5 53- 33 EMDAT
Access Bus Interface

AB1A_DATA 86
Power Mgmt
6- SDA_MAIN
56-,51-,50-,47-,38-,34- 44
CLKRUN#_3 CLKRUN# AB1A_CLK 87 6- SCL_MAIN
46
SIRQ
SERIRQ_3 47-,38-,33- SER_IRQ +V3A
CLK_KBCPCI_3R 15- 43 PCI_CLK AB1B_DATA 84 53-,6- SDA_MBAY
WAKEUP0#_3 34- 59 EC_SCI# AB1B_CLK 85 53-,6- SCL_MBAY
+V3S LPC_AD(3:0) 55-,34-,38- R214 1 2 10K_5% 36- PWRGD
R223 1 2 OPEN
R222 1 2 1K_1%
LPC_AD(3) 40 LAD3 56 R213 1 2 OPEN
PGM
LPC Bus
LPC_AD(2) 39 LAD2 82 R212 1 2 OPEN

1 FWP#
LPC_AD(1) 37 LAD1 83 R215 1 2 1K_1%
R1283 EA#
LPC_AD(0) 35 48 15-
Miscellaneous
LAD0 CLOCK R4056 2 CLK_KBC14_3R
10K_5% 58 1 48-,47-
32KHZ_OUT S_CLK
2 LPC_FRAME#_3 55-,38-,34- 41 LFRAME# RESET_OUT# 49 OPEN 34- PM_PWROK
55-,50-,47-,38-,33- 42 LRESET# 61 1 R224 2 14-,11-,10-
R1282 2 PCI_RESET2#_3 PWRGD R221 PWR_GOOD_3
SUS_STAT#_3 43-,38-,34- 1 34 LPCPD# VCC1_PWRGD 60 1 2 14- VCC1_POR#_3 0_5%
OPEN 24MHZ_OUT 50 TP130 1K_5%
1 TP576 R211 1 2 OPEN
34-,11-
TEST_PIN R225 SB_VGATE
MODE 57 1 2 36- PWRGD
53 XTAL1 10K_5%
RTC
54 XTAL2 DMS_LED# 91 TP577 +V3A

X1005 51 VCC0 BAT_LED# 88 55-
BAT_LED#_3
CN1005
52 XOSEL PWR_LED#_8051TX 90 55-,53- 1 1
55 AGND
PWR_LED#_3 2
1 4 FDD_LED#_8051RX 89 55- 2
GND
GND
GND
GND
GND
GND
GND
CAPS_LED#_3 3
NUM_LED#_3 55-,36- 3 G 7
2 3 +V_RTC 4 4 G 8
5
92
79
65
45
36
28
5
8
32.768KHZ +V3A
6 6
1 C1285 1 C1284
1
2 15PF 2 15PF R206 MLX_67451_0006
R1281 1 2
300_5%
1 C1286 OPEN
2
2 0.1UF_16V
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
KBC
EE2 2003-08-16 9:03:49 pm A03 PC8965
+V3A
R227
OPEN ROHM_UMP11_SSOP_6P
2
CN13
1 1 ROHM_UMP11_SSOP_6P 37- 36-,37-
R226 2 KSCAN_IN(4) SCAN_IN(4)
1 2 2 4 3
3 3 37- 36-,37-
SCAN_OUT(9)
OPEN 4 KSCAN_IN(0) SCAN_IN(0) 37-
4 4 3 KSCAN_IN(12)
KSCAN_IN(9) 37- 5 5 5
KSCAN_IN(11) 37- 6 6 37- 36-,37- 55-,37-
37- 7 KSCAN_IN(8) SCAN_IN(5) KSCAN_IN(5)
KSCAN_IN(13) 7 5 6 2
SCAN_IN(7) 55-,36-,37- 8 8 36-,37- 55-,37-
37- 9 SCAN_IN(1) KSCAN_IN(1) 37-
KSCAN_IN(6) 9 6 2 KSCAN_IN(13)
KSCAN_IN(5) 55-,37- 10 10 1
SCAN_OUT(1) 11 11 37-
SCAN_OUT(10) 12 KSCAN_IN(9)
12 1 U1037
SCAN_OUT(6) 13 13
SCAN_OUT(7) 14 14
SCAN_OUT(4) 15 15
U1035
SCAN_OUT(8) 16 16
SCAN_OUT(3) 17 17
KSCAN_IN(3) 37- 18 18
55-,37- 19 19 ROHM_UMP11_SSOP_6P
KSCAN_IN(1) ROHM_UMP11_SSOP_6P
KSCAN_IN(2) 37- 20 20
37- 21 37- 36-,37-
KSCAN_IN(4) 21 KSCAN_IN(6) SCAN_IN(6)
37- 22 37- 36-,37-
KSCAN_IN(0) 22 KSCAN_IN(2) SCAN_IN(2) 4 3
37- 23 23 4 3
KSCAN_IN(10)
KSCAN_IN(12) 37- 24 24 37-
37- 25 37- KSCAN_IN(14)
KSCAN_IN(8) 25 KSCAN_IN(10) 5
KSCAN_IN(14) 37- 26 26 5
SCAN_OUT(5) 27 27 36-,37- 37- 6 2
SCAN_OUT(2) 28 SCAN_IN(3) KSCAN_IN(3)
28 6 2
SCAN_OUT(0) 29 29
SCAN_OUT(11) 30 30 37- 1
KSCAN_IN(11)
1
MLX_52610_3094_30P U1031
U1036
55-,36- +V5S
SCAN_OUT(11:0)
L1027
1 2
BLM21A121S
C1308 1
1 1
R1315 R1316 680PF 2
4.7K_5% 4.7K_5%
(15/5) CN14
2 2 1 1
+5VS_IM 2 2
36- 3 3
IM_DAT_5 4
36-
+V3A IM_CLK_5 5
4 TOUCH PAD
5
6 6
7 7 G 13
5 1 2 3 4 8 8 G 14
9 9 G 15
RS5
RS4 KSCAN_IN(0) 37- 4 5 36-,37- 10 10 G 16
36-,37- 55-,37- SCAN_IN(0) 11
47K SCAN_IN(1) 3 6
KSCAN_IN(1) 11
KSCAN_IN(2) 37- 2 7 36-,37- 12 12
36-,37- 37- SCAN_IN(2)
SCAN_IN(3) 1 8
6 7 8 9 10 KSCAN_IN(3)
MLX_52559_1292_12P
OPEN
SCAN_IN(0)
37-
RS3
SCAN_IN(1) KSCAN_IN(4) 4 5 36-,37-
SCAN_IN(4)
SCAN_IN(2) SCAN_IN(5) 36-,37- 3 6 55-,37-
SCAN_IN(3) 37- 36-,37-
KSCAN_IN(5)
KSCAN_IN(6) 1 8
SCAN_IN(4)
SCAN_IN(6)
2 7
SCAN_IN(5)
SCAN_IN(6) OPEN
SCAN_IN(7) POINT STICK
55-,36-,37- Engineer
SCAN_IN(7:0) CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
INT.KBC/POINT DEVICES
EE2 2003-08-16 9:03:53 pm A03 PC8965
SRXD_3 39- +V5S
STXD_3 53-,39-
SDSR#_3 39-
53-,39- 53-,40-
SRTS_3 STRB#_5
39- 53-,40-
SCTS_3 53-,40- ALF#_5
SDTR#_3 53-,39-
53-,40- ERROR#_5
RI#_3 39- +V3S
53-,40- ACK#_5 1
SDCD#_3 39-
53-,40- BUSY_5 R1121
53-,40- PE_5 100K_1%
+V3S SLCT_5
2
+V3S
1 C174 1 C142 1 C1169
Q1020 6 45-,44-,38-
R1172 2 1 10K_5% D1 MTR0#_3 2 0.1UF_16V 2 0.1UF_16V2 0.1UF_16V
R1171 2 1 10K_5% 40-,38- 2 G1
PTF 1
R1170 2 1 10K_5% S1
R1204 2 1 10K_5%
S2 4
5
G2
D2
3
FDG6301N_SC70_6
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76 VSS
TXD1
NSTROBE
VCC
NDCD2
NDCD1
RXD2
RXD1
NALF
NACK
PE
NDSR2
NDSR1
SLCT
NERROR
NDTR2
NDTR1
TXD2
BUSY
NCTS2
NRTS2
NCTS1
NRTS1
NRI2
NRI1
40-,53-
PDATA(7:0)
+V3S +V3S
45- 1 DRVDEN0 PD7 75 PDATA(7)
DRVDEN0_3
2 DRVDEN1 PD6 74 PDATA(6)
MTR0#_3
45-,44-,38- 3 NMTR0 PD5 73 PDATA(5)
FE_DSKCHG#_5 45- 4 NDSKCHG PD4 72 PDATA(4)
45- 5 NDS0 PD3 71 PDATA(3)
DS0#_3
2 1 6 GP24 PD2 70 PDATA(2)
R1201 10K_5% 7 VSS PD1 69 PDATA(1) 38- 2 R1120 1
45- 8 NDIR
U1017 PD0 68 PDATA(0)
+V3S GP13_IRQIN1
DIR#_3 45- 53-,40- 10K_5%
STEP#_3 9 NSTEP SMSC_LPC47N227_STQFP_100P NSLCTIN 67 SLCTIN#_5
45- 10 NWDATA NINIT 66 53-,40-
WDATA#_3 PINIT#_5
WGATE#_3
45- 11 NWGATE VCC 65
45- 12 GP23_FDC_PP 64 CLOSE TO SIO 40-,38-
HDSEL#_3 NHDSEL PTF +V3S
45- 13 NINDEX IRMODE_IRRX3 63 R94 2 1 0_5% 55-
FE_INDEX#_5 IR_SD_3
+V3S 45- 14 NTRK0 IRTX2 62 R93 2 1 0_5% 55-
FE_TRK0#_5 45- 55- IR_TX_3
FE_WPROT#_5 15 NWRTPRT IRRX2 61 R92 2 1 0_5%
IR_RX_3
FE_RDATA#_5 45- 16 NRDATA VSS 60 RS1008
17 NIO_PME GP22 59 38-
GP22 GP15
38- 3 10
TP537 38- 38-
18 VTR GP21 58 GP21 GP16 9 1 38- GP17
55-,34-,36- 15- 19 57 38- 38-
LPC_AD(3:0) CLK_SIO14_3R CLOCKI GP20 GP20 +V3S 2 8
GP20
LPC_AD(0) 20 LAD0 GP16 56 38-
GP16 GP22
38- 6 7 38-
GP21
LPC_AD(1) 21 GP17 55 38- 5 4 38-
LAD1 GP17 +V3S GP14_IRQIN2
LPC_AD(2) 22 GP15 54 38-
GP12_NIO_SMI
GP11_SYSOPT
LAD2 GP15
23 53
NPCI_RESET
LPC_AD(3) LAD3 VCC 10K
55-,36-,34- 24 NLFRAME GP14_IRQIN2 52 38-
NCLKRUN
LPC_FRAME#_3 34- 38- GP14_IRQIN2
SER_IRQ
25 51
PCI_CLK
NLDRQ GP13_IRQIN1
LPC_DRQ0#
NLPCPD GP13_IRQIN1
+V3S
GP30
GP31
GP32
GP33
GP34
GP35
GP36
GP37
GP40
GP41
GP42
GP43
GP44
GP45
GP46
GP47
GP10
VSS RS1010
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
+V3S 38- 1 10
GP37 38- 38-
2 6
GP36 38- 38- GP33
3 7
GP35 GP32
56-,51-,50-,47-,36-,34-
38- 4 8 38-
GP34 38- GP31
+V3S 5 9
GP30
1 R120 2
R1194 10K
34- 2 1
47-,36-,33-
NPCI_RESET 47K_5%
OPEN +V3S
15-
38-
38-
38-
38-
38-
38-
38-
38-
38-
38-
38-
38-
38-
38-
38-
34-
R1196
45-
55-,50-,47-,36-,33- 2 1
PCI_RESET2#_3
0_5% RS1009
+V3S 38- 3 10
CLK_SIOPCI_3R
GP30
GP31
GP32
GP33
GP34
GP35
GP36
GP37
MB_FDD_IDE#
GP43
GP44
GP45
GP46
GP47
GP10
SYSOPT
PP_FDD_SMI
CLKRUN#_3
SERIRQ_3
GP10
38- 2 9 38-
SYSOPT GP43
38- 4 6 38-
GP47 38- 38- GP46
8 7
GP44 GP45
+V3S +V3S 5 1
10K
2 R1195 1 2 R122 1 1 R121 2
10K_5% 2 10K_5% 47K_5%

44-
45-
R1193
OPEN
1
HDD_RESET#
MB_RESET
43-,36-,34-
SUS_STAT#_3
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
SUPER I/O
EE2 2003-08-16 9:03:57 pm A03 PC8965
+V3S
0.1UF_16V
C32
1
2 RS1006
39- 4 5 39-
0.1UF_16V R1IN 3 6
R1IN_R
+V3S R2IN 39- 39- R2IN_R
C1012 26 39- 2 7 39-
R3IN 1 8
R3IN_R
VCC R4IN 39- 39- R4IN_R
1 28 C33 0.1UF_16V
C1+ V+ 27 33
2 24 C1- 1 2
1 C58 0.1UF_16V
R1173 1 V- 3
1 1 2
100K_5% C2+
2 2 C2-
C1029
53-,38-
2
0.1UF_16V 14 T1IN
U1004
SRTS_3
T1OUT 9 39- T1OUT RS1005
STXD_3 53-,38- SDTR#_3 53-,38- 13 R5IN 39- 4 5 39- R5IN_R
T2IN 3 6
T2OUT 10 39- T2OUT T1OUT 39-
2 7
39- T1OUT_R
12 T3IN T2OUT 39- 39- T2OUT_R
T3OUT 11 39- 39- 1 8 39-
T3OUT T3OUT T3OUT_R
20 R2OUTB
33
19 R1OUT
R1IN 4 39- R1IN
SRXD_3 38-,39- RI#_3 38-,39- 18
R2OUT
38-,39-
R2IN 5 39- R2IN
17 R3OUT
SDSR#_3
38-,39-
R3IN 6 39- R3IN
16 R4OUT
SCTS_3
+V3S
38-,39-
R4IN 7 39- R4IN
15
SDCD#_3 R5OUT
R5IN 8 39- R5IN
23 FORCEON
+V3S 330PF_50V 330PF_50V 330PF_50V 330PF_50V
22 FORCEOFF# INVALID# 21
GND C1016
C1008 C1015
25
1
MAX_3243E_SSOP_28P 1 1 1 1
R13 2 2 2 2 C1009
10K_5% CN7
2
R5IN_R 39- 1
34- 1 R12 2 39- 6
SER_SHD#_3 R3IN_R
OPEN R1IN_R 39- 2
T1OUT_R 39- 7
Q1 3 T3OUT_R 39- 3
D R4IN_R 39- 8
PREP 53-,52-,34- 2G T2OUT_R 39- 4 G TP578
S R2IN_R 39- 9 G
5 TP579
NDS7002A 1
SYN_7517P_09G2T
C1014
1 1 1 1
C1010 2 2 2 2 330PF_50V
330PF_50V
C1013 C1011
330PF_50V 330PF_50V
+V5S +V5S
+V5
U1003 +V5
1 NC VCC 16
2 BE0 BE3 15 U1002
53- 3 A0 A3 14 53-
SRXD_3R
53- 1 VCC 5
SCTS_3R RI#_3R A
38-,39- 4 B0 B3 13 38-,39- +V5S
SCTS_3 5 BE1 BE2 12 RI#_3 38-,39- 2 B
53- 6 A1 A2 11 53- SRXD_3
SDSR#_3R SDCD#_3R
38-,39- 7 B1 B2 10 38-,39- 3 GND OE 4
SDSR#_3 8 GND NC 9 SDCD#_3
FAIR_NC7SZ66P5X_SC70_5P
PER_PI5C3126Q_QSOP_16P
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
SERIAL PORT&IR
EE2 2003-08-16 9:04:03 pm A03 PC8965
+V5S
RS1
4 10
D1004 BAT54
3 6 3 1
2 7
C1006
1 8
C28
C27
C24
C22
C18
C20
C15
C16
5 9
1 1 1 1 1 1 1 1 1
4.7K 2 2 2 2 2 2 2 2 2
100PF_50V
100PF_50V
100PF_50V
100PF_50V
100PF_50V
100PF_50V
100PF_50V
100PF_50V
100PF_50V
C29
C26
C23
C25
C21
C19
C14
C17
1 1 1 1 1 1 1 1 CN6
RS1001 40- 1 1
2 2 2 2 2 2 2 2 STRB#_5R
2
100PF_50V
100PF_50V
100PF_50V
100PF_50V
100PF_50V
100PF_50V
100PF_50V
100PF_50V
STRB#_5 53-,38- 4 5 40- STRB#_5R PDATA(0)_R 53-,38-,40- 2
ALF#_5 53-,38- 3 6 40- 53-,38-,40- 3 3
PDATA(0) ALF#_5R PDATA(1)_R 4
2 7 53-,38-,40- PDATA(0)_R PDATA(2)_R 53-,38-,40- 4
53-,38- 1 8 RS1002 40- 53-,38-,40- 5 5
PDATA(1) ERROR#_5 ERROR#_5R PDATA(3)_R 6
8 1 53-,38-,40- PDATA(1)_R PDATA(4)_R 53-,38-,40- 6
PINIT#_5 53-,38- 10_5% 7 2 40- 53-,38-,40- 7 7
PDATA(2) PINIT#_5R PDATA(5)_R
6 3 53-,38-,40- 53-,38-,40- 8 8
PDATA(2)_R PDATA(6)_R 9
SLCTIN#_5 53-,38- RS1003 5 4 40- SLCTIN#_5R PDATA(7)_R 53-,38-,40- 9
PDATA(3) 8 1 53-,38-,40- 40- 10 10
PDATA(4)
PDATA(3)_R ACK#_5R 11
7 2 10_5% BUSY#_5R 40- 11
PDATA(5) 6 3 53-,38-,40- 40- 12 12
PDATA(4)_R PE_5R
PDATA(6) RS1004 5 4 40- 13 13
PDATA(7)
SLCT_5R 14
4 5 53-,38-,40- PDATA(5)_R ALF#_5R 40- 14
3 6 10_5% 40- 15 15
ACK#_5 ERROR#_5R
2 7 53-,38-,40- 40- 16 16
BUSY_5 PDATA(6)_R PINIT#_5R 17
PE_5
1 8 SLCTIN#_5R 40- 17
53-,38- 1 2 53-,38-,40- +V5S 18 18
SLCT_5 PDATA(7)_R
10_5% R1004 R11 19 19
10_5% 40- 10K_5% 20 20
ACK#_5R 21 21
RS2 22 22 G 26
2
40- BUSY#_5R PTF38-,40-
4 10 23 23 G 27
3 9 40- 24 24
PE_5R
2 8 25 25
1 7 40- SLCT_5R EXTFDD_VCC
5 6 SYN_7518S_25G2
PDATA(7:0) 53-,38-,40-
4.7K
4.7K_5% 1 R1003 2
C31 1 1
2 C30
47UF_6.3V_METAL 0.1UF_25V
EXTFDD_VCC
+V5
(20/5) Q1008 (20/5)

+V5 4 1
S D
2
5
3 G
6
1 C1005
FDC638P
2 4.7UF_10V
1 1
R1017 R1016
47K_5% 47K_5%
2 2
LAYOUT NOTES : PUT THESE CIRCUIT CLOSE TO PARALLER PORT
Q3 3
B C
PTF 38-,40- 2
E
1
DTC124EK
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
PARALLER PORT
EE2 2003-08-16 9:04:10 pm A03 PC8965
+V5
AUDIO_VCC
(20/5)
C1238
1 C1237 1 1 100PF_50V
1
2 2 C1235 U1029 C1192
1UF_10V 1 IN R1248 1
49.9K_1%
22UF_10V OUT 5 22UF_6.3V
2 GND 2
1 C1193
ADJ 4
SLP_S3#_3R 55-,51-,36-,34-,15-,13-,12-,9-,8- 3 EN 1 2 0.1UF_16V
1
MIC_MIC5205BM5_SOT23_5P R1249 1 C1236
R1250 143K_1%
0_1206_1/4W 2 0.01UF_16V
2
2
AVDD AUDIO_VCC
+V3S
LAYOUT NOTES : R697 MUST BE PLACED ACROSS DIGITAL & ANALOG GROUND
1 L1025 2
BLM21A121S
C1191
1 C231 1 C200 1 C230 1 1 C1194
1 1 1 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V
C1188 C1190 10UF_10V
10UF_10V 2 C11892
0.1UF_16V 0.1UF_16V
AUDIO_VREF
C1127 2.2UF_0805_16V 1 R1139 2 45- A_CD_L
C1149 1 2 4.7K_5%
AVDD1 25
AVDD2 38
AVDD3 43
U1020 OPEN C1150 R1140 2
DVDD1 1
DVDD2 9
55- 1
AC97_BIT_CLK 1 1 0.1UF_16V1
4.7K_5%
VREF 27 2
VREFOUT 28
2 C11522 C1128 2.2UF_0805_16V 1 R1142 2 45-
1UF_10V A_CD_GND
1 2 2.7K_5% R1141
1 2
55-,34- R138 1 2 33_5% 5 JS1 16 R1187
1 2 43-
HPSENSE
SDATA_OUT_ICH SDATA_OUT 2.7K_5%
BITCLK_3_ICH 34- R137 1 2 33_5% 6 BIT_CLK 2.2K_5%
SDATA_IN0_ICH 34- R139 1 2 33_5% 8 SDATA_IN JS0 17 1 2
C1129 2.2UF_0805_16V
55-,34- R140 1 2 33_5% 10 1 R1144 2 45-
FRAME_SYNC_ICH SYNC R1186 OPEN A_CD_R
CODEC_RST#_ICH 55-,34- 11 RESET# CD_L 18 1 2 4.7K_5% 1 R1143 2
ADI48M 15- 2 XTL_IN CD_GND_REF 19 4.7K_5%

3 XTL_OUT
CD_R 20
C199 1 2 270PF_50V 29 AFILT1 LINE_IN_L 23 C1134 2.2UF_0805_16V 1 R1147 2 53- LINEINL
1 2 4.7K_5%
C198 1 2 270PF_50V 30 AFILT2 LINE_IN_R 24 C1151 2.2UF_0805_16V
1 2 1
C1154 1 2 270PF 31 LINE_OUT_L 35 43-
AFILT3 A_LEFT R1146
C1153 1 2 270PF 32 AFILT4 LINE_OUT_R 36 43- 4.7K_5%
A_RIGHT
C1197 OPEN 2
33 AVSS4 MONO_OUT 37 50- A_MPCI_IN
AVDD 1 2
C201 0.1UF_16V 34
AVDD4 PHONE_IN 13
1 2 AUDIO_VCC
MIC1 21 C1130 1 2 1UF_10V 42- MIC1
42 NC 1
45 ID0# MIC2 22 C1132 1 2 1UF_10V 42- 1 R1188 2 53-
MIC2 R1148 LINEINR
46 ID1# 4.7K_5%
55-,43- 47 EAPD AUX_L 14 10K_5%
EAPD 53- 48 SPDIF
SPDIF 2 1
AUX_R 15
1 3 D Q1023 R1189
R170 HP_OUT_L 39 43- G 2 47- 4.7K_5%
4.7K_5% HPL PCSPKB_3
S 2
HP_OUT_R 41
4 DVSS1
7 DVSS2
26 AVSS1
40 AVSS2
44 AVSS3
2
43- HPR 1 2N7002
NC 12 C195 0.1UF_16V 1 R142 2 C197 1 2 0.1UF_16V
1 1 1 2 1 150K_1% C196 1 2 0.1UF_16V
R1219 R1218 AD_1981B_TQFP_48P 1 C194 R141
1K_1% 1K_1% 10K_5%
2 0.01UF_16V
2 2 2
AUDIO_VCC
1
R1145
10K_5%
2
3 D Q1022
G 2 34- PCSPKR_ICH_3
S
1 2N7002 Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
AC97 CODEC
EE2 2003-08-16 9:04:14 pm A03 PC8965
C37 47PF_50V
1 2
1 R20 2
AUDIO_VREF
150K_1%
41-
MIC1
C68 AUDIO_VCC
1
2
C67 1
0.01UF_16V U2 2
1 8 0.1UF_16V
C38 0.22UF_25V R35 OUTA VDD 7
42- 1 2 2
EXT_MIC1 INA- OUTB
1 2 3 6
15K_5% 1 C4053 INA+ INB- 5
4 VSS INB+
2 33PF_50V 1 C4054
MAX_MAX4491AKA_T_SOT23_5_8P 2 33PF_50V
C69 47PF_50V
1 2
1 R36 2
150K_1%
41- MIC2
42- C70 0.22UF_25V 2 R34 1
EXT_MIC2
1 2 15K_5%
AUDIO_VCC
1 1
R18 R17
470_5% 470_5%
2 2
1 C1020 1 1 1 C35
R19 R16
2 4.7UF_K_6.3V 3.9K_1% 3.9K_1% 2 4.7UF_K_6.3V
2 2
1 C36
2 470PF_50V
1 C1033
2 470PF_50V
1 JACK2
42- L1004
EXT_MIC1 1 2 2
BLM21A121S 6
42- L5
EXT_MIC2
1 2 3
BLM21A121S 4
5
7
8 JA9033L_1F0
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
EQ&MIC JACK
EE2 2003-08-16 9:04:19 pm A03 PC8965
LAYOUT NOTES : C1447 C1451 C1448 CLOSE TO PIN 6
LAYOUT NOTES : C1449 C1450 CLOSE T0 PIN 15

+V5
C1055 C1060 C1103

1 C1057 1 C1101 C1099 C1100
1 1 1 1 1
2 2 2 2 2
C1054 0.047UF_16VU1010 0.1UF_16V
150UF_10V
4.7UF_K_6.3V 4.7UF_K_6.3V 1000PF_0402 0.1UF_16V 150UF_10V
41- 1 2 5 LIN- 16
A_LEFT VDD
9 LIN+ PVDD 15
C1058 1 PVDD 6
19
SHUTDOWN#
0.47UF_10V2
2 1 C1102 10 BYPASS
2 1 C1059
1UF_16V
LOUT- 8 43-
SPK_OUT_L-
10UF_K_6.3V
LOUT+ 4 43-
SPK_OUT_L+
A_RIGHT 41- C1098 0.047UF_16V 17
RIN- INTERNAL SPEAKER
1 2 7 RIN+ 14 43-
R1252 2 ROUT- 18 SPK_OUT_R-
38-,36-,34- 1 43-
SUS_STAT#_3 ROUT+ SPK_OUT_R+
CN1003
47K_5% GND 20 (LEFT) 1
2 GAIN0 13
GND 11 SPK_OUT_L- 43- 1
Q1054 3 3 43- 2 2
C1056 12 GAIN1 GND 1 SPK_OUT_L+
D
34- 2G 1 3 3
SHUTDOWN 0.47UF_10V NC GND
2 4 4
S C267 1 1 C268
2N7002 1 +V5 TI_TPA6017A2_PWP_20P
100PF_50V 2 2 100PF_50V
MLX_53398_0490
1 R1049 2
OPEN
R1048 2 +V5
Q1055 1
3
D 0_5%
EAPD 55-,41- 2G
S
1 R1050 2
2N7002 1
0_5% (RIGHT)
1 R1052 2 43-
SPK_OUT_R-
OPEN 43-
SPK_OUT_R+
C265
1 1 C266
100PF_50V 2 2 100PF_50V
AUDIO_VCC
2
R1222
AUDIO_VCC
100K_5%
1
1
R1221
EARPHONE 100K_5%
PR_HPSENSE# 53-
2 R1223 2
1
C1195
1
100K_5% AUDIO_VCC
2 OPEN
2
53- PR_AOUTL Q1025 5 R1220
LACATE AT JACK 1 S1
LACATE IN AUDIO G1 100K_5%
1
1 JACK1 6 41-
C1053 R1006 2 L1001 D1 HPSENSE
D2 4
41- 1 1 2 2
HPL
1 150UF_10V 33 BLM11A121S 6 3 G2
3 2
C34 R15 L1 S2
HPR 41- 1 2 1 2 4 C1196
NDC7002N
1
1 33 BLM11A121S 5
150UF_10V
7
2
8 JA9033L_1F0 1UF_10V
1 1 1 C1019 1 C1
R1 R1007 2 470PF_50V2 470PF_50V 53-
1K_1% 1K_1% PR_AOUTR
2 2
C1061 OPEN
1 2 Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
AUDIO AMP & HP JACK
EE2 2003-08-16 9:04:23 pm A03 PC8965
+V3S
CN9 U1016 5 1 38-

HDD_RESET#
1 1 1 R1149 2 4
2 2 2 56-,51-,33-,30-,22-
33_5% PCI_RESET1#_3
3 3 PDD(7) TC7S08F
4 3
4 PDD(8)
5 5 PDD(6)
6 6 PDD(9)
7 7 PDD(5) 34-
8 PDD(15:0)
8 PDD(10)
9 9 PDD(4)
10 10 PDD(11)
11 11 PDD(3)
12 12 PDD(12)
13 13 PDD(2)
14 14 PDD(13)
15 15 PDD(1)
16 16 PDD(14)
17 17 PDD(0)
18 18 PDD(15)
19 1 R151 2
19
20 20 +V3S
0_5%
21 21 34-
22 PDDRQ_35 1 R183 2
22
23 23 34- 4.7K_5%
24 PDIOW#_3
24
25 25 34-
26 PDIOR#_3
26
27 27 34-
28 2 470_5%
PDIORDY_35
28 R184 1
29 29 34-
30 PDDACK#_35
30
31 31 33-
32 IRQ14_3
32
33 33 PDA(1) 34-
34 PDA(2:0)
34
35 35 PDA(0)
36 36 PDA(2)
37 37 34-
38 38 34- PDCS1#_3
39 55-,44- PDCS3#_3
39 HDDASP#_5 +V5S
40 40
41 41
42 42 (20/5)
43 43
44 44 1 C275 1 C274
2 2 0.1UF_16V 1 C273 LAYOUT NOTES : THE WIDTH NEED 20 MILS
SYN_200227MB044S414ZA_44P 2 1000PF_0402
0.1UF_16V +V5S
1
R216
47K_5%
2
HDDASP#_5 55-,44-
+V5S
1
+V5S
R217
47K_5%
45-,38-
2
1 5 U12
MTR0#_3
4 55- MBLED#_3
MBDASP#_5 45- 2
TC7S08F
3
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
HDD CONN
EE2 2003-08-16 9:04:27 pm A03 PC8965
+V5S_MB
+V5S
1 R1444 2 34-,45-
C328 SDIORDY_35
4.7K_5%
1
+V5S_MB
45-
2 0.1UF_16V
IRQ15_3R 3 D Q13 +V5S_MB
2 0.1UF_16V
G
C1390 C1391(20/5)
S
1 NDS7002A SDD(15:0)
34- CN17 1 1
SDD(15) 18 SD15 VCC_LOGIC 41 2 2
16 0.1UF_16V
IRQ15_3 33- SDD(14) SD14 VCC_MOTOR 42
SDD(13) 14 SD13 VCC 49
SDD(12) 12 SD12 GND 19
SDD(11) 10 SD11 GND 22
SDD(10) 8 SD10 GND 24 +V5S 1
SDD(9) 6 SD9 GND 26
4 R249
SDD(8) SD8 MPBID0 52 10K_5%
SDD(7) 3 SD7
5 34-
SDD(6) SD6 DMARQ 21 34-,45- SDDRQ_35 C1388 2
SDD(5) 7 SD5 IORDY 27 SDIORDY_35
9 1
CSEL 28
SDD(4) 1 R1445 2
SD4 34-
+V3S SDD(3) 11 SD3 DMACK 29 SDDACK#_35
470_5% 2
13 44- 0.1UF_16V
+V3A SDD(2) SD2 DASP# 39 34- MBDASP#_5
SDD(1) 15 SD1 CS1# 38 SDCS3#_3
17 34- U19 5 U19 5
SDD(0) SD0 CS0# 37 SDCS1#_3
1 R254 2 6 R255 4
RST# 1 1 3
34- 1 2
1 1 SDA(2:0) 34-
SDA(2) 36 SA2 IOW# 23 SDIOW#_3 33_5% 1K_5%
R1436 R89 33 34- C332
10K_5% 10K_5%
SDA(1) SA1 IOR# 25 45- SDIOR#_3 2 2 1
SDA(0) 35 SA0 IRQ 31 IRQ15_3R FAIR_NC7WZ17_SC70_6P FAIR_NC7WZ17_SC70_6P
38-
2 2 PDIAG# 34 2 0.1UF_16V
MB_FDD_IDE# 20 MPBID1
34-,45- 58 41-
MBAY_ATTACHED# MPBID2 LOUT 44 A_CD_L
41-
32 NC LRTN 45 A_CD_GND
RRTN 46 41-
FE_RDATA#_5
38-,45- 66 RDATA ROUT 47 A_CD_R +V5S
FE_WPROT#_5
38-,45- 64 WRPRO#
DRVDEN0_3 38- 55 DEN0 GND 2
53 MID0 GND 60
62 R1198 2
GND 63
38-,45- 38-,45- 1
FE_TRK0#_5 TRK0# FE_WPROT#_5
WGATE#_3 38- 61 WGATE# GND 65 330_5%
38- 59 WDATA GND 30
WDATA#_3
57 3 D Q12
STEP#_3 38-
STEP# GND 40 R1197 1
HDSEL#_3 38- 68 HDSEL# GND 43 G 2 38- MB_RESET FE_RDATA#_5
38-,45- 2 1K_1%
DIR#_3 38- 56 DIR S FE_DSKCHG#_5
38-,45- R1202 1 2 1K_1%
54 R1200 1
GND 67 1K_1%
44-,38- 1 NDS7002A 38-,45- 2
MTR0#_3 MOTORON# FE_INDEX#_5
51 R1199 1
G 69 1K_1%
38-,45- 38-,45- 2
FE_DSKCHG#_5 DCHANGE# FE_TRK0#_5
DS0#_3 38- 50 DS0#
FE_INDEX#_5
38-,45- 48 INDEX#
70 G
MLX_SD_87537_6873_68P
+V5A
C291
1
(20/5)
22UF_10V
+V5A Q1048
4 S D 1
2 +V5S_MB
5
LAYOUT NOTES : R1394

1 1
R1414
1 R1413 2
220K_5%
3 G
6
FDC638P
(20/5) NFM41R11C223
L1032 1 2
(20/5)
C1386
470K_5% 47K_5% 4 3
1 C1383 1 C1387 1
2 2 2 0.047UF_16V 2 0.1UF_16V 2 10UF_K_6.3V 1
R1412
34-,45- 100_5%
MBAY_ATTACHED#
2
2
D1017 Q1046 6
2 D1
G1 Q1047 3
1
3
S1 D
BAT54C 2G
S2 4
1
S
5
G2 NDS7002A 1
SLP_S3_5R 30-,13- 1 D2 3
R1393 FDG6301N
100K_5%
2
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
MULTIBAY CONN
EE2 2003-08-16 9:04:31 pm A03 PC8965
L1002
34- 1 2 USB_PN1_B
USB_PN1
34- 4 3 USB_PP1_B
USB_PP1
+V5A
DLW21SN900SQ2L
USBVCC1
U3 (20/5) (20/5)
7 VIN VOUT 8
+V5
5 VIN VOUT 6 C42
1 C1003 1 1 C1002 1 C1001
2 OC# R3
2 0.01UF USB_OC#1 34- ILIM 4 1 2 2 0.1UF_16V 2 1UF_10V
150UF_6.3V_S18_METAL
1 EN 115_1%
GND 3
MIC_MIC2545A_1BM_SOP_8P
CN2
1 VCC 9
GND
2 D- GND 10
3 D+
4
5 GND
6 VCC
7 D-
8 D+
GND
SYN_020122MR008SX20ZU_8P+2G
+V5A
USBVCC0
(20/5)
U1
7 VIN VOUT 8
+V5
1 C2 5 VIN VOUT 6 C39
1 1 C41 1 C40
2 0.01UF
R2 (20/5)
USB_OC#0 34- 2 OC# ILIM 4 1 2
2 0.1UF_16V 2 1UF_10V
150UF_6.3V_S18_METAL
1 EN 76.8_1%
GND 3
MIC_MIC2545A_1BM_SOP_8P
L1003
34- 1 2 USB_PN0_B
USB_PN0
34- 4 3 USB_PP0_B
USB_PP0
DLW21SN900SQ2L
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
USB&IR CONN
EE2 2003-08-16 9:04:35 pm A03 PC8965
ACARDVCC
1 R4032 2
0_5%
BCARDVCC
+V3 C1324
1 1 R4031 2
+V3
2 0.1UF_16V 0_5%
U1050 U1050 U1050 C1326 1
V1 VCCP SUSPEND# P2 VCCA A4 VCCB D19
W8 VCCP 1 2 A10 K19 2
10K_5% VCCA VCCB
R4036 0.1UF_16V
PCI_AD(31) T2 AD31 A_CAD31_A_D10 E3 A_CAD(31) B_CAD31_B_D10 E13 B_CAD(31)
PCI_AD(30) P5 AD30 A_CAD30_A_D9 D1 A_CAD(30) B_CAD30_B_D9 A16 B_CAD(30)
PCI_AD(29) U1 AD29 A_CAD29_A_D1 D2 A_CAD(29) B_CAD29_B_D1 E14 B_CAD(29)
PCI_AD(28) U2 AD28 A_CAD28_A_D8 D3 A_CAD(28) B_CAD28_B_D8 B16 B_CAD(28)
PCI_AD(27) T3 AD27 A_CAD27_A_D0 E5 A_CAD(27) B_CAD27_B_D0 A17 B_CAD(27)
PCI_AD(26) P6 AD26 DATA M1 48-
A_CAD26_A_A0 B3 A_CAD(26) B_CAD26_B_A0 F14 B_CAD(26)
PCI_AD(25) V2 L5 48-,36-
S_DATA A3 A_CAD(25) D17 B_CAD(25)
AD25 CLOCK S_CLK A_CAD25_A_A1 B_CAD25_B_A1
PCI_AD(24) U3 AD24 LATCH M2 48-
A_CAD24_A_A2 E6 A_CAD(24) B_CAD24_B_A2 C19 B_CAD(24)
PCI_AD(23) W3 R4057 S_LATCH
AD23 A_CAD23_A_A3 C5 A_CAD(23) B_CAD23_B_A3 F15 B_CAD(23)
PCI_AD(22) U4 1
47K_5% 2 B5 A_CAD(22) E18 B_CAD(22)
AD22 A_CAD22_A_A4 B_CAD22_B_A4
PCI_AD(21) R6 AD21 SPKROUT L7 A_CAD21_A_A5 A5 A_CAD(21) B_CAD21_B_A5 G15 B_CAD(21)
PCI_AD(20) V4 R4041 41- PCSPKB_3
AD20 A_CAD20_A_A6 B6 A_CAD(20) B_CAD20_B_A6 F17 B_CAD(20)
PCI_AD(19) W4 1
43K_1%2 A6 A_CAD(19) H14 B_CAD(19)
AD19 A_CAD19_A_A25 B_CAD19_B_A25
PCI_AD(18) U5 AD18 NFUNC0 M3 33- PIRQC#_3 A_CAD18_A_A7 C7 A_CAD(18) B_CAD18_B_A7 F19 B_CAD(18)
PCI_AD(17) N7 AD17 NFUNC1 L6 33- PIRQD#_3 +V3 A_CAD17_A_A24 B7 A_CAD(17) B_CAD17_B_A24 H15 B_CAD(17)
PCI_AD(16) V5 AD16 NFUNC2
N1
A_CAD16_A_A17
B10 A_CAD(16) B_CAD16_B_A17
K18 B_CAD(16)
PCI_AD(15) W7 AD15 NFUNC3 N2 38-,36-,33- SERIRQ_3 A_CAD15_A_IOWR# G10 A_CAD(15) B_CAD15_B_IOWR# K13 B_CAD(15)
PCI_AD(14) U8 AD14 NFUNC4 N3 A_CAD14_A_A9 F10 A_CAD(14) B_CAD14_B_A9 K14 B_CAD(14)
PCI_AD(13) V8 AD13 NFUNC5
M5 43K_1% 1 2 R4050
A_CAD13_A_IORD#
C11 A_CAD(13) B_CAD13_B_IORD#
L17 B_CAD(13)
PCI_AD(12) N10 AD12 NFUNC6 P1 56-,51-,50-,38-,36-,34- CLKRUN#_3 A_CAD12_A_A11 B11 A_CAD(12) B_CAD12_B_A11 L18 B_CAD(12)
PCI_AD(11) R9 AD11 A_CAD11_A_OE# A11 A_CAD(11) B_CAD11_B_OE# L19 B_CAD(11)
PCI_AD(10) V9 AD10 A_CAD10_A_CE2#
E11 A_CAD(10) B_CAD10_B_CE2#
L15 B_CAD(10)
PCI_AD(9) W9 AD9 A_CAD9_A_A10 C12 A_CAD(9) B_CAD9_B_A10 M18 B_CAD(9)
PCI_AD(8) V10 AD8 A_CAD8_A_D15 A12 A_CAD(8) B_CAD8_B_D15 M19 B_CAD(8)
PCI_AD(7) W10 AD7 A_CAD7_A_D7 E12 A_CAD(7) B_CAD7_B_D7 L13 B_CAD(7)
PCI_AD(6) R10 AD6 CLK_48 L2 15- CLK_SD48_3R A_CAD6_A_D13 B13 A_CAD(6) B_CAD6_B_D13 N17 B_CAD(6)
PCI_AD(5) W11 C13 A_CAD(5) N18 B_CAD(5)
AD5 A_CAD5_A_D6 B_CAD5_B_D6
PCI_AD(4) V11 AD4 A_CAD4_A_D12 B14 A_CAD(4) B_CAD4_B_D12 M14 B_CAD(4)
PCI_AD(3) U11 AD3 A_CAD3_A_D5 A14 A_CAD(3) B_CAD3_B_D5 M15 B_CAD(3)
PCI_AD(2) N11 C14 A_CAD(2) P18 B_CAD(2)
51-,56-,50-,33-,47- AD2 A_CAD2_A_D11 B_CAD2_B_D11
PCI_AD(1) R11 AD1 A_CAD1_A_D4 F12 A_CAD(1) B_CAD1_B_D4 P19 B_CAD(1)
PCI_AD(31:0) PCI_AD(0) W12 AD0 A_CAD0_A_D3 A15 A_CAD(0)
48-
A_CAD(31:0) B_CAD0_B_D3 P17 B_CAD(0)
48-
B_CAD(31:0)
56-,51-,50-,33- W2 C_BE3# A_CC_BE3#_A_REG# B4 48- A_CCBE3# B_CC_BE3#_B_REG# D18
PCI_CBE#(3) 56-,51-,50-,33- R7 A7 48- G17 48- B_CCBE3#
PCI_CBE#(2) C_BE2# A_CC_BE2#_A_A12 A_CCBE2# B_CC_BE2#_B_A12 B_CCBE2#
56-,51-,50-,33- P9 C10 48- A_CCBE1# K17 48-
PCI_CBE#(1) C_BE1# A_CC_BE1#_A_A8 B_CC_BE1#_B_A8 48- B_CCBE1#
56-,51-,50-,33- U10 C_BE0# A_CC_BE0#_A_CE1# B12 48- A_CCBE0# B_CC_BE0#_B_CE1# M17 48-
PCI_CBE#(0) B_CCBE0#
N9 A9 48- A_CPAR J18
PCI_PAR_3 56-,51-,50-,33- PAR A_CPAR_A_A13 B_CPAR_B_A13 48- B_CPAR
W5 FRAME# A_CFRAME#_A_A23 E8 48- A_CFRAME# B_CFRAME#_B_A23 G18
PCI_FRAME#_3 56-,51-,50-,33- V6 C8 48- H13 48- B_CFRAME#
PCI_TRDY#_3 56-,51-,50-,33- TRDY# A_CTRDY#_A_A22 A_CTRDY# B_CTRDY#_B_A22 48- B_CTRDY#
U6 IRDY# A_CIRDY#_A_A15 F9 48- A_CIRDY# B_CIRDY#_B_A15 G19
PCI_IRDY#_3 56-,51-,50-,33- W6 G9 48- J15 48- B_CIRDY#
+V3 PCI_STOP#_3 STOP# A_CSTOP#_A_A20 A_CSTOP# B_CSTOP#_B_A20 B_CSTOP#
56-,51-,50-,33- R8 A8 48- H18 48-
56-,51-,50-,33-,47- R1363 PCI_DEVSEL#_3 56-,51-,50-,33- DEVSEL# A_CDEVSL#_A_A21 A_CDEVSEL# B_CDEVSL#_B_A21 48- B_CDEVSEL#
PCI_AD(22) 1 2 V3 IDSEL A_CBLOCK#_A_A19 B9 48- A_CBLOCK# B_CBLOCK#_B_A19 J17
48- B_CBLOCK#
+V5S
100_5% U7 PERR# C9
PCI_PERR#_3 56-,51-,50-,33-
A_CPERR#_A_A14 48- A_CPERR# B_CPERR#_B_A14 J13 48- B_CPERR#
+V3A V7 SERR# A_CSERR#_A_WAIT# B2 48- A_CSERR# B_CSERR#_B_WAIT# B18
1 PCI_SERR#_3 56-,51-,50-,36-,33- 48- B_CSERR#
Q1044 3
R1411 T1 REQ# A_CREQ#_A_INPACK# F6 48- A_CREQ# B_CREQ#_B_INPACK# E17
2G
D
CBREQ2#_3 33- R2 GNT# E9 48- H19 48- B_CREQ#
240K_5% CBGNT2#_3 A_CGNT#_A_WE# A_CGNT# B_CGNT#_B_WE# B_CGNT#
33- 48-
2 U1045 S
R1 PCLK C3 B_CSTSCHG_B_BVD1_STSCHG#_R1# A18
2N7002 1
48- A_CSTSCHG 48-
5 CLK_CBPCI_3R 15- A_CSTSCHG_A_BVD1_STSCHG#_R1# B_CSTSCHG
PCI_RESET2#_3 P3 PRST# A_CCLKRUN#_A_WP_IOIS16# C2 48- A_CCLKRUN# B_CCLKRUN#_B_WP_IOIS16# B17
2 4 55-,50-,38-,36-,33- N5 B8 48- H17 48- B_CCLKRUN#
GRST# A_CCLK_A_A16 A_CCLK B_CCLK_B_A16 48- B_CCLK
TI_SN74LVC1G17DBVR_SOT_5P R3 RI_OUT_PME A2
C1382 3 PCI_PME#_3 56-,51-,50-,33- A_CINT#_A_READY_IREQ# 48- A_CINT# B_CINT#_B_READY_IREQ# B19 48- B_CINT#
1 TI_PCI6420_PBGA_288P C6 48- E19
A_CRST#_A_RESET A_CRST# B_CRST#_B_RESET 48- B_CRST#
2 R1392 2
0.01UF_16V GRST# 48- 1
A_CAUDIO_A_BVD2_SPKR# B1 48- A_CAUDIO B_CAUDIO_B_BVD2_SPKR C17
48- B_CAUDIO
0_5%
A_CCD1#_A_CD1# B15 48- A_CCD1# B_CCD1#_B_CD1# N15
C1 48- C16 48- B_CCD1#
A_CCD2#_A_CD2# A_CCD2# B_CCD2#_B_CD2# 48- B_CCD2#
A_CVS1_A_VS1# C4 48- A_CVS1 B_CVS1_B_VS1# C18
U1050 E7 48- F18 48- B_CVS1
A_CVS2_A_VS2# A_CVS2 B_CVS_B_VS2# 48- B_CVS2
U1050 F1 MC_PWR_CTRL_0
SD_PWREN 49- A13 48- N19
A_RSVD_A_D14 A_D14 B_RSVD_B_D14 B_D14
K7 J2 F5 48- A_D2 C15 48-
SCL SD_DAT3 49- SD_DAT3 A_RSVD_A_D2 B_RSVD_B_D2 48- B_D2
SD_CMD H2 49- SD_CMD A_RSVD_A_A18 E10 48- A_A18 B_RSVD_B_A18 K15
48- B_A18
SDA L3
1 1 TI_PCI6420_PBGA_288P TI_PCI6420_PBGA_288P
R4029 R4030 SD_CLK H1 49- SD_CLK
TI_PCI6420_PBGA_288P 220_5% 220_5% H3
SD_DAT0 49- SD_DAT0
2 2 SD_DAT1 J7 49- SD_DAT1
SD_DAT2 J1 SD_DAT2
E2 49-
MC_CD_0# 49- SD_CD#
SD_WP J3 49- SD_WP#
TI_PCI6420_PBGA_288P
U1050
U1050
M12 NC RSVD H5 F3 MC_PWR_CTRL_1
N13 NC RSVD J5 Engineer
P14
P15
R14
NC
NC
NC
RSVD
RSVD
RSVD
J6
K1
K2
MS_BS
MS_DATA1
MS_SDIO_DATA0
F2
G2
G1
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
U16 NC RSVD K3 MS_DATA2 G3 R&D CHK Size
TEST0 R19 MC_CD_1# E1 TITLE
A3
H7
MS_DATA3
MS_CLK G5
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
TI_PCI6420_PBGA_288P CARDBUS CONTROLLER
EE2 2003-08-16 9:04:39 pm A03 PC8965
+V5 CN24 75
150 GND1 GND9 74
+V3 U1043 149 GND2 GND10 73
+V5 20 12V DATA 3 47- S_DATA A_CCD1# 47- 148 A_CD1# B_CD1# 72 47- B_CCD1#
7 4 47-,36- S_CLK A_CAD(0) 47- 147 B_D3 71 47- B_CAD(0)
12V CLOCK A_D3
LATCH 5 47- S_LATCH A_CAD(2) 47- 146 A_D11 B_D11 70 47- B_CAD(2)
RESET# 12 47- GRST# A_CAD(1) 47- 145 A_D4 B_D4 69 47- B_CAD(1)
14 15 A_CAD(4) 47- 144 B_D12 68 47- B_CAD(4)
OC# A_D12
13 3.3V SHDN# 21 1 R1387 2
ACARDVPP A_CAD(3) 47- 143 A_D5 B_D5 67 47- B_CAD(3)
3.3V
OPEN BCARDVPP 142 GND3 GND11 66
A_CAD(6) 47- 141 47- B_CAD(6)
A_D13 B_D13 65
24 5V AVPP 8 A_CAD(5) 47- 140 A_D6 B_D6 64 47- B_CAD(5)
2 BVPP 19 A_D14 47- 139 A_D14 B_D14 63 47- B_D14
1 5V ACARDVCC A_CAD(7) 47- 138 B_D7 62 47- B_CAD(7)
5V A_D7
A_CAD(8) 47- 137 47- B_CAD(8)
A_D15 B_D15 61
11 GND AVCC 9 A_CCBE0# 47- 136 A_CE1# B_CE1# 60 47- B_CCBE0#
AVCC 10 A_CAD(10) 47- 135 A_CE2# B_CE2# 59 47- B_CAD(10)
BCARDVCC 134 GND4 GND12 58
A_CAD(9) 47- 133 47- B_CAD(9)
A_A10 B_A10 57
23 NC BVCC 17 A_CVS1 47- 132 A_RFSH B_RFSH 56 47- B_CVS1
22 NC BVCC 18 A_CAD(11) 47- 131 A_OE# B_OE# 55 47- B_CAD(11)
16 NC A_CAD(13) 47- 130 B_IORD# 54 47- B_CAD(13)
A_IORD#
6 NC A_CAD(12) 47- 129 A_A11 B_A11 53 47- B_CAD(12)
A_CAD(15) 47- 128 47- B_CAD(15)
A_IOWR# B_IOWR# 52
25 A_CAD(14) 47- 127 B_A9 51 47- B_CAD(14)
TH A_A9
126 GND5 GND13 50
1 C1325 1
47- 125 47-
TI_TPS2224A_TSSOP_24P R4039 A_CAD(16) A_A17 B_A17 49 B_CAD(16)
2 0.1UF_16V A_CCBE1# 47- 124 47- B_CCBE1#
100K_5% A_A8 B_A8 48
A_A18 47- 123 47- B_A18
A_A18 B_A18 47
A_CPAR 47- 122 47- B_CPAR
2
1 C1366 1 ACARDVPP ACARDVCC A_A13 B_A13 46
A_CBLOCK# 47- 121 47- B_CBLOCK#
A_A19 B_A19 45
2 0.1UF_16V R4040
100K_5% A_CPERR# 47- 120 A_A14 B_A14 44 47- B_CPERR# BCARDVCC BCARDVPP
A_CSTOP# 47- 119 47- B_CSTOP#
A_A20 B_A20 43
2 118 GND6 GND14 42
A_CGNT# 47- 117 47- B_CGNT#
C1351 A_WE# B_WE# 41
A_CDEVSEL# 47- 116 47- B_CDEVSEL#
1 C1367 1 C1350 1 A_A21 B_A21 40
A_CINT# 47- 115 A_RDY_BSY# B_RDY_BSY# 47- B_CINT#
2 1000PF_0402 2 0.1UF_16V 114 39
22UF_10V A_VCC B_VCC 38
113 A_NONE B_NONE 37
R1384 2 112 A_VPP1_VPP2 B_VPP1_VPP2 R1358 2
C1365 47- 1 111 36 1 47-
1 C1347 1 C1346 1 A_CCLK A_A16 B_A16 35 B_CCLK
A_CTRDY# 47- 110 47- B_CTRDY#
10_5% A_A22 B_A22 34 10_5%
2 1000PF_0402 2 0.1UF_16V A_CIRDY# 47- 109 47- B_CIRDY#
22UF_10V A_A15 B_A15 33
108 GND24 GND15 32
A_CFRAME# 47- 107 47- B_CFRAME#
A_A23 B_A23 31
A_CCBE2# 47- 106 47- B_CCBE2#
A_A12 B_A12 30
A_CAD(17) 47- 105 47- B_CAD(17)
A_A24 B_A24 29
A_CAD(18) 47- 104 47- B_CAD(18)
A_A7 B_A7 28
A_CAD(19) 47- 103 47- B_CAD(19)
A_A25 B_A25 27
A_CAD(20) 47- 102 47- B_CAD(20)
A_A6 B_A6 26
A_CVS2 47- 101 47- B_CVS2
A_RFU B_RFU 25
VDDPLL +V3 100 GND23 GND16 24
U1050 +V3 U1050 A_CAD(21) 47- 99 A_A5 B_A5 23 47- B_CAD(21)
AVD2 R12 G7 VCC A_CRST# 47- 98 A_RESET B_RESET 22 47- B_CRST#
AVD3 U15 G8 VCC A_CAD(22) 47- 97 A_A4 B_A4 21 47- B_CAD(22)
AVD4 V17 1 L3004 2 G11 VCC A_CSERR# 47- 96 A_WAIT# B_WAIT# 20 47- B_CSERR#
VDPLL U19 BLM21A121S G12 VCC A_CAD(23) 47- 95 A_A3 B_A3 19 47- B_CAD(23)
W15 G13 VCC A_CREQ# 47- 94 A_INPACK# B_INPACK#
47- B_CREQ#
RSVD H10 47- 18 47-
VCC A_CAD(24) 93 A_A2 B_A2 17 B_CAD(24)
+V3 H12 VCC 92 GND21 GND17 16
J8 VCC A_CCBE3# 47- 91 A_REG# B_REG# 15 47- B_CCBE3#
K8 VCC A_CAD(25) 47- 90 A_A1 B_A1 14 47- B_CAD(25)
V15 K12 VCC A_CAUDIO 47- 89 A_BVD2 B_BVD2 13 47- B_CAUDIO
RSVD U14 M7 47- 47-
RSVD VCC A_CAD(26) 88 A_A0 B_A0 12 B_CAD(26)
M11 VCC A_CSTSCHG 47- 87 A_BVD1 B_BVD1 11 47- B_CSTSCHG
V14 M13 VCC A_CAD(27) 47- 86 A_D0 B_D0 10 47- B_CAD(27)
RSVD W14 N8 47- 47-
RSVD VCC A_CAD(28) 85 A_D8 B_D8 9 B_CAD(28)
1.8V K5 84 GND7 GND18 8
V13 +V3 U9 GND 1.8V J19 +V3 A_CAD(29) 47- 83 A_D1 B_D1 7 47- B_CAD(29)
RSVD W13 M10 1 1 47- 47-
RSVD GND C4034 C4033 A_CAD(30) 82 A_D9 B_D9 6 B_CAD(30)
M9 GND A_D2 47- 81 A_D2 B_D2 5 47- B_D2
2 R4035 1 1 1
PHY_TEST_MA R17 M8 GND 0.1UF_16V2 2 C4025 A_CAD(31) 47- 80 A_D10 B_D10 4 47- B_CAD(31)
4.7K_5% L12 GND 0.1UF_16V A_CCLKRUN# 47- 79 A_WP B_WP 3 47- B_CCLKRUN#
U17 L11 GND VR_EN# L1 2 2 0.1UF_16V A_CCD2# 47- 78 A_CD2# 47- B_CCD2#
RSVD L10 C4022 B_CD2# 2
GND 77 GND8 GND22 1
L9 GND 0.1UF_16V 76 GND26 GND19
L8 2 R4034 1
GND 155
K11 GND 0_5% 153 GND27 GND29 156
U18 K10 GND 154
RSVD GND28 GND30 G17
K9 GND G1 G1 G17 G18
CPS P12 J12 GND G2 G2 G18 G19
J11 GND +V3 G3
R4051 G3 G19 G20
R18 2 1 J10 GND G4 G4 G20 G21
RSVD J9 G5 G5
43K_1% GND 1 1 1 1 G21 G22
T19 H11 GND G6
RSVD G6 G22 G23
H9 GND G7 G7 Screw G23 G24
H8 GND 2 2 2 2 G8 G8 G24 G25
C4036 C4035 C4038 C4037 G9
G10 G10 Ground G26 G26
G9 G25
TI_PCI6420_PBGA_288P 0.1UF_16V 0.1UF_16V 0.1UF_16V 0.1UF_16V
G11 G11 G27
G27 G28
T18 G12
RSVD 1 1 1 1 G12 G28 G29
G13 G13 G29 G30
N12 C4039 C4040 C4042 C4041 G14 G14
RSVD U12 G30 G31
2 0.01UF_16V2 0.01UF_16V
2 0.01UF_16V 2 0.01UF_16V G15 G15 G31 G32
RSVD V12 G16 G16
RSVD G32
VSPLL T17 1 1 1 1 AMP_C97_25852_EMI

AGN2 U13 C4043 C4044 C4046 C4045
R13
AGN3
AGN4 W17 2 2
1000PF_0402
2 2 1000PF_0402
V19 1000PF_0402 1000PF_0402 Engineer
RSVD
RSVD
V18
RSVD W18 1 C4047 1 C4048 1 C4049 1 C4050
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
2 10UF_6.3V2 10UF_6.3V2 10UF_6.3V2 10UF_6.3V R&D CHK Size
V16 TITLE
A3
RSVD W16
RSVD
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
PC CARD SLOT
EE2 2003-08-16 9:04:43 pm A03 PC8965
+V3 VCC_SD
Q1045
4 S D 1
2
5
3 G
6
C1369
1 FDC638P
1 C1352 1 C1353 1 C1354
2 10UF_K_6.3V
2 0.01UF_16V 2 0.01UF_16V 2 2.2UF_K_10V
+V3 1
R1390
47K_5%
2
+V3
5 U1044 VCC_SD
1
4 1 R4042 2
SD_PWREN 47- 2 0_5%
3 NC7SZ00M5 1 1 1 1
+V3 1 1 1
R1365 R1364 R1388 R1389
OPEN OPEN 47K_5% 47K_5% R1366 R1324 R1326
OPEN OPEN OPEN
2 2 2 2
2 2 2
U1041 5
47- 1 R4044 2 6 1 CN1008
SD_WP#
OPEN NC7WZ14_OPEN 13 WP GND 14
10 GND 11
2 CD 12
SD_DAT3 47- 1 CD_DAT3 GND
47- 2 DAT2 9 47-
SD_CMD CMD 8 SD_DAT2
3 DAT1 47- SD_DAT1
VSS1 7
4 VDD DAT0 47- SD_DAT0
47- 1 R1325 2 5 VSS2 6
+V3 SD_CLK CLK
10_5%
MLX_67913_0001_14P
1 C1319
U1041 5
R4045 2 4 2 10PF
SD_CD# 47- 1 3
OPEN
NC7WZ14_OPEN
2
1 R4043 2
0_5%
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
SD CARD
EE2 2003-08-16 9:04:50 pm A03 PC8965
+V3S
+V3 +V5S +V3S
1 C1298 1 C1296 1 C1328 1 C1299

LAYOUT NOTES : +V3 15~20 mil
2 0.1UF_16V
2 0.1UF_16V 2 0.1UF_16V
2 0.1UF_16V
1 C1313 1 C1297 1 C1314 1 C1327 1 C1295 1 C1342

2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V2 0.1UF_16V
2 0.1UF_16V
2 0.1UF_16V
51-,56-,47-,33-,50- CN1004
PCI_AD(31:0)
2 RING TIP 1
4 8PMJ-1 8PMJ-3 3
6 8PMJ-2 8PMJ-6 5
8 8PMJ-4 8PMJ-7 7
10 8PMJ-5 8PMJ-8 9
12 LED2_YELP LED1_GRNP 11 55- LED_WLAN_LINK
14 LED2_YELN LED1_GRNN 13 54-,36-
16 15 XMIT_OFF#
RESERVED_0 CHSGND
18 5V_0 INTB# 17 33-,50- PIRQF#_3
PIRQF#_3 33-,50- 20 INTA# 3.3V_0 19
22 RESERVED_1 RESERVED_2 21
24 3.3VAUX_0 GROUND_0 23
15-
PCI_RESET2#_3 55-,47-,38-,36-,33- 26 RST# CLK 25 CLK_MINIPCI_3R
Q1037 28 3.3V_1 GROUND_1 27
33- R1302 30 29 33-
MPCIGNT0#_3 GNT# REQ# MPCIREQ0#_3
1 2 32 GROUND_2 3.3V_2 31
56-,51-,47-,33- 3 1 34 PME# AD31 33 PCI_AD(31)
PCI_PME#_3 D S
36 35 PCI_AD(29)
OPEN RESERVED_3 AD29
NDS7002A PCI_AD(30) 38 AD30 GROUND_3 37
G 1 40 39
2 3.3V_3 AD27 PCI_AD(27)
+V3 R1301 PCI_AD(28) 42 AD28 AD25 41 PCI_AD(25)
47K_5% CH_CLK 54- PCI_AD(26) 44 AD26 RESERVED_4 43 54- CH_DATA
PCI_AD(24) 46 AD24 C_BE3# 45
2
48 IDSEL AD23 47 PCI_AD(23)
50 GROUND_4 GROUND_5 49
PCI_AD(22) 52 AD22 AD21 51 PCI_AD(21) 56-,51-,47-,33- PCI_CBE#(3)
56-,51-,47-,33-,50- 1 R1300 2 PCI_AD(20) 54 AD20 AD19 53 PCI_AD(19)
PCI_AD(20) 56 55
100_5% PAR GROUND_6
PCI_AD(18) 58 AD18 AD17 57 PCI_AD(17)
PCI_AD(16) 60 AD16 C_BE2# 59 56-,51-,47-,33- PCI_CBE#(2)
56-,51-,47-,33- 62 GROUND_7 IRDY# 61 56-,51-,47-,33- PCI_IRDY#_3
PCI_PAR_3 56-,51-,47-,33- 64 63
PCI_FRAME#_3 FRAME# 3.3V_4
56-,51-,47-,33- 66 TRDY# CLKRUN# 65 56-,51-,47-,38-,36-,34- CLKRUN#_3
PCI_TRDY#_3 56-,51-,47-,33- 68 67 56-,51-,47-,36-,33-
PCI_STOP#_3 STOP# SERR# PCI_SERR#_3
70 3.3V_5 GROUND_8 69 56-,51-,47-,33-
PCI_PERR#_3
56-,51-,47-,33- 72 DEVSEL# PERR# 71 56-,51-,47-,33- PCI_CBE#(1)
PCI_DEVSEL#_3 74 73
GROUND_9 C_BE1#
PCI_AD(15) 76 AD15 AD14 75 PCI_AD(14)
PCI_AD(13) 78 AD13 GROUND_10 77
PCI_AD(11) 80 AD11 AD12 79 PCI_AD(12)
82 GROUND_11 AD10 81 PCI_AD(10)
PCI_AD(9) 84 AD09 GROUND_12 83
56-,51-,47-,33- 86 C_BE0# AD08 85 PCI_AD(8)
PCI_CBE#(0) 88 87 PCI_AD(7)
3.3V_6 AD07
PCI_AD(6) 90 AD06 3.3V_7 89
PCI_AD(4) 92 AD04 AD05 91 PCI_AD(5)
PCI_AD(2) 94 AD02 RESERVED_5 93 +V5S
PCI_AD(0) 96 AD00 AD03 95 PCI_AD(3)
98 RESERVED_WIP5_0 5V_1 97
100 RESERVED_WIP5_1 AD01 99 PCI_AD(1)
102 101
GROUND_13 GROUND_14 103
104 M66EN AC_SYNC
106 105
AC_SDATA_OUT AC_SDATA_IN 107
108 AC_CODEC_ID0# AC_BIT_CLK
110 109
AC_RESET# AC_CODEC_ID1#
112 111
RESERVED_6 MOD_AUDIO_MON 113
114 GROUND_15 AUDIO_GND 115 1
116 SYS_AUDIO_IN SYS_AUDIO_OUT 41-
118 117 A_MPCI_IN
SYS_AUDIO_IN_GND
SYS_AUDIO_OUT_GND 119 R1379
120 AUDIO_GND_0 AUDIO_GND_1 8.2K_5%
122 121
+V3S MPCIACT# RESERVED_7 2
124 123
3.3VAUX_1 VCC5VA +V5S
1 R1378 2 146 G2 G1 145
10K_5%
148 G4 G3 147 1 L1030 2
+V3 BLM21B121SD
AMP_1318228_1_124P
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
MINIPCI CONN
EE2 2003-08-16 9:05:00 pm A03 PC8965
+V3S +V3_LAN
+V3_LAN FOR BCM4401
1 1 +V3S FOR BCM570X
PCI_AD(0:31) 56-,47-,50-,33-,51- U1012 R1093 R1090

REF BCM4401 BCM5705 PCI_AD(0) N7 A7 OPEN 0_5%
AD00 VDDIO_PCI10
PCI_AD(1) M7 AD01 VDDIO_PCI01 E1 2 2
R1027 OPEN 1K_1% PCI_AD(2) P6 P2
Q1014 OPEN BCP69 AD02 VDDIO_PCI03 1 C137 1 C135 1 C133 1 C138 1 C123 1 C1137 1 C136 1 C121
PCI_AD(3) P5 G1
Q1015 OPEN BCP69 AD03 VDDIO_PCI02
PCI_AD(4) N5 AD04 VDDIO_PCI07 C5 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V2 10UF_K_6.3V 2 0.1UF_16V 2 0.1UF_16V
R79 OPEN 1K_5% PCI_AD(5) M5 AD05 VDDIO_PCI08 N6
R80 OPEN 4.7K_5% PCI_AD(6) P4 E4
AD06 VDDIO_PCI09
R81 OPEN 4.7K_5% PCI_AD(7) N4 AD07 VDDIO_PCI04 B3
U1011 OPEN AT24C64A PCI_AD(8) P3 AD08 VDDIO_PCI05 K3 +V3_LAN
U1006 AT93C46 OPEN PCI_AD(9) N3 L4
AD09 VDDIO_PCI06
L1012 OPEN BLM11A601S PCI_AD(10) N2 AD10
L1009 OPEN BLM11A601S PCI_AD(11) M1 AD11 VDDIO_01 A11
PCI_AD(12) M2 F11 1 C1063 1 C139 1 C105 1 C1062 1 C102
C1068 OPEN 0.1UF AD12 VDDIO_02
PCI_AD(13) M3 AD13 VDDIO_03 K12 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V2 10UF_K_6.3V 2 0.1UF_16V
C1066 OPEN 0.1UF PCI_AD(14) L1 L12
R56 OPEN 49.9_1% AD14 VDDIO_04
PCI_AD(15) L2 AD15 +V3_LAN
R53 OPEN 49.9_1% PCI_AD(16) K1
R52 OPEN 49.9_1% AD16 10UF_K_6.3V
PCI_AD(17) E3 C1070
R51 OPEN 49.9_1% AD17
PCI_AD(18) D1 AD18 C1069 0.1UF_16V
C103 OPEN 0.1UF D2 3 1 1
C107 OPEN 0.1UF
PCI_AD(19) AD19 REGSUP25 B11 Q1014 1 E
PCI_AD(20) D3 C11 B
2 2 +V3_LAN +V3S
R23 OPEN 75_1% AD20 REGCTL25 BCP69_OPEN +V3_LAN FOR BCM4401
PCI_AD(21) C1 AD21 REGSEN25 C10 C C +V2.5_3.3_LAN
R24 OPEN 75_1% PCI_AD(22) B1 4 2 +V3S FOR BCM570X
R55 1.27K_1% 1.24K_1% AD22
PCI_AD(23) B2
U5 PLUSE_H1286 PLUSE_H5015 AD23 1 1
PCI_AD(24) B4 AD24 +V3_LAN
PCI_AD(25) A5 Q1015 1 1 R1088 R1092
AD25 0_5% OPEN
PCI_AD(26) B5 BCP69_OPEN 2 2
AD26 3 C1074 C1073 2
PCI_AD(27) B6 AD27 REGSUP12 B9 2
C6 R1027 2 1 E
0.1UF_16V
REGCTL12 B10
PCI_AD(28) 1 B 10UF_K_6.3V
AD28 R1059 2
PCI_AD(29) C7 A9 OPEN 1 +V1.2_1.8_LAN
AD29 REGSEN12 C C
PCI_AD(30) A8 AD30 OPEN 4 2
PCI_AD(31) B8 1 C134
AD31 1 C120
2
2 0.1UF_16V
OPEN
OPEN
OPEN
1 C1071 1
VESD_1 P1
R79
R81
R80
PCI_CBE#(0:3) 50-,47-,56-,33- 2 0.1UF_16V
C1072
PCI_CBE#(0) M4 G2 10UF_K_6.3V 2 0.1UF_16V 2
CBE0# VESD_2
PCI_CBE#(1) L3 CBE1# VESD_3 A1
1
PCI_CBE#(2) F3 CBE2#
PCI_CBE#(3) C4 U1011
CBE3# 5 4
EEDATA P10 6 SDA GND 3 +V3_LAN
PCI_PAR_3 56-,50-,47-,33- J1 PAR EECLK M10 7 SCL A2 2
R1091 2
A4 IDSEL 8 WP A1 1
GPIO0 H12
56-,50-,47-,33-,51- 1
PCI_AD(30) VCC A0
CLK_NICPCI_3R 15- 100_5% A3 PCI_CLK GPIO1 K13
J13
GPIO2 ATM_AT24C64A_SOIC_8P_OPEN
+V3_LAN
PIRQE#_3 33- H2 INTA#
56-,44-,33-,30-,22- C2 L14 U1006
PCI_RESET1#_3 PCI_RST# NC_01 1
J3 3 DI 4
NICGNT1#_3 33-
GNT# NC_02 J11 SPROMOUT 52-
2 SK
DO
8
52- SPROMIN
NICREQ1#_3 33- C3 REQ# NC_03 L11 R1054 VCC
PCI_FRAME#_3 56-,50-,47-,33- F2 OPEN 1 CS GND 5
FRAME# 6 NC 7
PCI_IRDY#_3 56-,50-,47-,33- F1 IRDY# 2 NC
+V3_LAN PCI_TRDY#_3 56-,50-,47-,33- G3 TRDY# MAC_PLLVDD3 P7
PCI_DEVSEL#_3 56-,50-,47-,33- H3 DEVSEL# MAC_PLL_VSS M6
ATM_AT93C46_10SI_2.7_SOP_8P
PCI_STOP#_3 56-,50-,47-,33- H1 STOP#
PCI_PERR#_3 56-,50-,47-,33- J2
PERR#
PCI_SERR#_3 56-,50-,47-,36-,33- A2 SERR#
TCK C12 TP580
B12 TP554 +V3A
A10 TDO
SMB_CLK TMS A12 TP555
C9 SMB_DATA D11 1 R54 2
TRST#
D12 TP556
4.7K_5% +V3_LAN
R50 TDI
1 2 J12 VAUX_PRSNT
1 R82 2 F4 M66EN N1 Q1013
1K_1% VSS_01
0_5% A6 E2 4 S D 1 1 L1013 2
R10892 PME# VSS_02 2
1
VSS_21 F8 BLM21B121SD 1
D8 5
OPEN VSS_19
G8 3 G
6 1 C93 1 C92 1 C1104 R1094
3 1 VSS_22 100_5%
PCI_PME#_3 56-,50-,47-,33- VSS_20 E8 2 0.1UF_16V 2 0.1UF_16V 2 10UF_K_6.3V
FDC638P
D
Q1016 VSS_23 D9 2
VSS_24 E9
G
2 NDS7002A VSS_25 F9
D1008 1N4148 D4
VSS_04
1 2 VSS_03 K2 +V3A
51- 1R1158 2 G6
LAN_ON_3 VSS_13
1M_5% L6 +V3A
1 C1142 VSS_14 1
VSS_15 D7
G4 R1057
2 3300PF_50V VSS_05 5
D5 1
55-,41-,36-,34-,15-,13-,12-,9-,8- 51- 220K_5%
VSS_06 SLP_S3#_3R LAN_ON_3
VSS_07 E5 4 1 5 U1008
2
F5 S3_WOL_EN 34- 2 4 15 Q1017 3
VSS_08 U3004 D
G5 AIRACIN 53-,5-2 4 G
VSS_09 3 U1007
VSS_10 D6 TC7S32F 3 2 S
E6 TC7S32F NC7SZ00M5 2 1
VSS_11 3
F6
VSS_12 NDS7002A
VSS_18 G7
VSS_16 E7
F7
VSS_17
SO G11
SI E10
SCLK E11
J4 H11 +V2.5_3.3_LAN
NC_04 CS#
CLKRUN#_3 56-,50-,47-,38-,36-,34- H4
CLK_RUN#
K4 VDDP_01 P11
NC_06 VDDP_02 L13 1 C100 1 C99 1 C98
K14 Engineer
VDDP_03
L7
NC_07 2 0.01UF_16V 2 0.01UF_16V 2 0.1UF_16V CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
BCM_BCM4401_FBGA_196P R&D CHK
TITLE
Size
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
LAN INTERFACE-1
EE2 2003-08-16 9:05:04 pm A03 PC8965
+V1.2_1.8_LAN
L1008
1 2
BLM11A601S
1 C104 1 C1065
2 0.1UF_16V 2 0.1UF_16V
+V2.5_3.3_LAN
1 L1012 2
BLM11A601S_OPEN
1 L1009 2
BLM11A601S_OPEN
1 C1068 1 C1066
2 OPEN 2 OPEN
+V1.2_1.8_LAN 1 C108 1 C109
49.9_1%
49.9_1%
49.9_1%
49.9_1%
OPEN
OPEN
OPEN
OPEN
1 1 1 1 1 1 1 1
R61
R60
R59
R58
R56
R53
R52
R51
1 C103 1 C107 2 0.1UF_16V 2 0.1UF_16V
+V3S
U1012 2 OPEN 2 OPEN
K5
VDDC_03 AVDDL_01 F12 2 2 2 2 2 2 2 2
L5 F13
C1064 VDDC_04 AVDDL_02
H6 VDDC_05
1 1 C128 1 C125 1 C129 1 C126 1 C130 J6 VDDC_06
2 10UF_K_6.3V2 0.1UF_16V2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V K6 A13 +V2.5_3.3_LAN
VDDC_07 AVDD_01
H7 VDDC_08 AVDD_02 F14 CN3
J7 U5
VDDC_09 Y1 Y2 10
K7 VDDC_10 1 TDC TCT 24 9 52- LED_ACT#
H8 VDDC_11 TRD0M B14 TRD0M 3 TD- TX- 22 53-,52- TD- TD+ 53-,52- 1 TX+
J8 B13 TRD0P 2 TD+ TX+ 23 53-,52- TD+ TD- 53-,52- 2 TX-
VDDC_12 TRD0P
K8 VDDC_13 4 RDC RCT 21 RD+ 53-,52- 3 RX+ G 13
P8 VDDC_14 TRD1M C14 TRD1M 6 RD- RX- 19 53-,52- RD- C+ 53-,52- 4 P4
1 C131 1 C106 1 C127 1 C94 1 C95 J9 C13 TRD1P 5 20 53-,52- 53-,52- 5 P5
VDDC_15 TRD1P RD+ RX+ RD+ C-
2 0.1UF_16V2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V K9 7 18 53-,52- 6 RX- G 14
VDDC_16 TRD2M NC NC RD-
J10 VDDC_17 TRD2M D14 9 NC NC 16 53-,52- C- D+ 53-,52- 7 P7
K10 D13 TRD2P 8 NC NC 17 53-,52- C+ D- 53-,52- 8 P8
VDDC_18 TRD2P G1 G2 12
L10 VDDC_19 10 NC NC 15 11 52- LED_LINK#
E12 VDDC_20 TRD3M E14 TRD3M 12 NC NC 13 53-,52- D- +V3S
P12 E13 TRD3P 11 NC NC 14 53-,52- D+
VDDC_21 TRD3P AMP_C_1470693_1_RJ45
P13 VDDC_22
M14 VDDC_23 BIASVDD A14 1 L1010 2 +V2.5_3.3_LAN
PULSE_H1286_24P
1 C122 1 C96 1 C124 1 C132 1 C101 H5 BLM11A601S
VDDC_01
2 0.1UF_16V2 0.1UF_16V 2 0.1UF_16V 2 0.1UF_16V2 0.1UF_16V J5 VDDC_02 1.27K_1%
N14 1 C1067 1 C1041
RDAC D10
1 2
VDDC_24 C1042 C1040 C1039
P14 VDDC_25 R55 2 0.1UF_16V 2 0.1UF_16V C1043 1 1 1 1
1 1 1 1
OPEN
OPEN
75_1%
75_1%
R23
R24
R21
R22
2 2 2 2
+V2.5_3.3_LAN 0.1UF_16V 0.1UF_16V
C8 DC_01 0.1UF_16V 0.1UF_16V 2 2 2 2
1 C1025
1 C97 2 2200PF_2000V
2 0.1UF_16V
H10 NC_08 MC_16 K11
MC_15 N9 51- SPROMOUT

M9
MC_14
J14 XTALVDD 10K_5%2
N11 XTALI LOW_PWR M11
1
R49 +V5S
R10871 N10 XTALO MC_12 P9
2 51- 53-,39-,34-
X1001 SPROMIN PREP
200_5% N13 XTAL_VSS
1 2 U4
MC_11 M8
L8 1 8
25MHZ MC_10 VCC
C43
MC_09 N8 2 3 1
+V1.2_1.8_LAN LED_ACT#_R 52- 52-
LED_ACT#
1 C1135 1 C1136 2
G10 VSS_27 7 0.1UF_16V
2 27PF 2 27PF F10 1 L1006 2
VSS_26
M12 VSS_28 BLM11A601S
N12 1 C1037 1 C1036 52- 5 6 52-
VSS_29 LED_LINK#_R LED_LINK#
G9 2 0.1UF_16V 2 2.2UF_0805_16V 4 GND
VSS_30
H9 VSS_31
L9 VSS_32 PLLVDD2 H14 PER_PI5C3306_TSSOP_8P
B7
VSS_33
GPHY_PLL2_VSS M13
G13 1 R1055 2 52-
LED_LNK# LED_LINK#_R
LED_100# H13 470_5%
LED_1000# G12
G14 1 R1056 2 52-
LED_ACT# LED_ACT#_R
470_5% Q1007 5
+V3S 1 S1
G1
6 53-
BCM_BCM4401_FBGA_196P D1
D2 4 53-
LED_LINK#_R_DUCK
LED_ACT#_R_DUCK Engineer
R1014 2
1
10K_5%
3 G2
S2 2
NDC7002N
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
LAN INTERFACE-2
EE2 2003-08-16 9:05:08 pm A03 PC8965
+V3
+V5
LAYOUT NOTES : 40~60 MIL 2
L10
R44
1 2 10K_5%
FBM_11_321611_3A 1
PWR_LED_3 53-
1 C84
1 C85 Q5
2 1UF_10V +V3 NDS7002A
+V3 +V5 +VADPTR 2 0.1UF_16V 3D
G 2 55-,36- PWR_LED#_3
S
C83 1
1
2 0.1UF_25V
CN1001
P1 5V_03 GND G1
P2 VA GND G2
A1 12V_03 NBSWON# B1 55-,36-,34- PWR_SWIN#_3
R10151 2 1K_5% A2 B2 1 R45 2 13-
DETECT1 NC SLP_S3#_5R
A3 3V_03 3V_03 B3 0_5%
A4 VA_ON# PWRLED B4 53- PWR_LED_3
AIRACIN 51-,5- A5 ACIN PR_KB_DATA B5 36- KB_DAT_5
A6 GND PR_KB_CLK B6 36- KB_CLK_5
SCTS_3R 39- A7 PR_CTS PR_MS_DATA B7 36- EM_DAT_5
SRTS_3 39-,38- A8 PR_RTS# PR_MS_CLK B8 36- EM_CLK_5
SDSR#_3R 39- A9 PR_DSR# I2C_DATA B9 36-,6- SDA_MBAY
RI#_3R 39- A10 PR_RI I2C_CLOCK B10 36-,6- SCL_MBAY
SDCD#_3R 39- A11 PR_DCD# GND B11
SRXD_3R 39- A12 PR_SIN TV_COMP B12 R12071 2 0_5% 30- COMP_B
STXD_3 39-,38- A13 PR_SOUT TV_CHROMA B13 R42 1 2 0_5% 30- CHROMA_C
SDTR#_3 39-,38- A14 PR_DRT# TV_LUMA B14 R41 1 2 0_5% 30- LUMA_Y
A15 GND GND B15
SLCTIN#_5 40-,38- A16 PPT_SLIN# CRTVS B16 31- DOCK_VSYNC 1 1 1
PINIT#_5 40-,38- A17 PPT_INIT# CRTHS B17 31- DOCK_HSYNC R40 R1208
ERROR#_5 40-,38- A18 PPT_ERR# CRT_DDC_CLK B18 31- DOCK_DDCCLK R43 75_1%
40-,38- A19 B19 31-
OPEN
ALF#_5 PPT_AFD# CRT_DDC_DATA DOCK_DDCDATA OPEN
SLCT_5 40-,38- A20 PPT_SLCT HPD B20 30- HPD 2 2 2
PE_5 40-,38- A21 PPT_PE AGND B21
BUSY_5 40-,38- A22 PPT_BUSY CRT_B B22 31-,22- VGA_B
PDATA(7:0) ACK#_5 40-,38- A23 PPT_ACK# CRT_G B23 31-,22- VGA_G
40-,38- STRB#_5 40-,38- A24 PPT_STB# CRT_R B24 31-,22- VGA_R
PDATA(7) A25 PPT_PD7 AGND B25
PDATA(6) A26 PPT_PD6 DVI_DDC_CLK B26 53- DVI_DDC_CLK_5
PDATA(5) A27 PPT_PD5 DVI_DDC_DATA B27 53- DVI_DDC_DAT_5
PDATA(4) A28 PPT_PD4 GND B28 +V5S
PDATA(3) A29 PPT_PD3 GND B29
PDATA(2) A30 PPT_PD2 DVI_D2- B30 30- TX2M
PDATA(1) A31 PPT_PD1 NC B31
PDATA(0) A32 PPT_PD0 DVI_D2+ B32 30- TX2P
A33 GND GND B33 1 1
A34 B34 1 R4046 2 1 R4047 2
USBOC4# GND
A35 USBOC3# B35 30- R4048 R4049
1 C48 1 C75 1 C50 1 C77 1 C52 1 C79 1 C54 1 C81 1 C55 DVI_D1- TX1M 3.92K_1% 5.9K_1% 2.2K 2.2K
A36 GND B36
2
34- A37 NC B37 30-
2 33PF_50V
2 33PF_50V 2 33PF_50V 2 33PF_50V
2 33PF_50V 2 33PF_50V
2 33PF_50V 2 33PF_50V
2 33PF_50V
USB_PN2 USB4- DVI_D1+ TX1P 2 2
G
A38 NC B38
34- A39 GND B39
USB_PP2 USB4+ GND
1 C47 1 C76 1 C49 1 C78 1 C51 1 C80 1 C53 1 C82 A40 B40 30- FDV301N
GND DVI_CLK- TXCM Q4005
S
A41 B41
1
2 33PF_50V
2 33PF_50V 2 33PF_50V 2 33PF_50V
2 33PF_50V 2 33PF_50V 2 33PF_50V
2 33PF_50V USB_PN3 34- USB3- MDVIDATA 22-
NC
3
A42 NC DVI_CLK+ B42 30- TXCP
3D
1
USB_PP3 34- A43 USB3+ GND B43
A44 B44 D4012
GND GND BAT54
A45 B45 30-
2
C74 OPEN GND DVI_D0- TX0M
A46 NC NC B46
G
C73 OPEN A47 B47
1 2 NC DVI_D0+ 30- TX0P
1 2 PR_HPSENSE# 43- A48 PR_HPSENSE# GND B48 FDV301N
MBAY_DISABLE 34- A49 NC GND B49 Q4006
S
A50 B50
1
SPDIF 41- SPDIF DVI_D5- MDVICLK 22-
3
C46 A51 AUDIO_GND NC B51
3D
1
1 2 A52 NC DVI_D5+ B52
OPEN A53 AUDIO_GND GND B53 D4013 53- DVI_DDC_CLK_5
LINEINL 41- A54 LINEINL GND B54 BAT54 53- DVI_DDC_DAT_5
LINEINR 41- A55 LINEINR DVI_D4- B55
A56 AUDIO_GND NC B56
43- A57 B57 1 C4051 1 C4052
LINEOUTL DVI_D4+
1 C72 PR_AOUTL 43- A58 LINEOUTR B58 2 OPEN 2 OPEN
PR_AOUTR GND
2 OPEN A59 AUDIO_GND GND B59
1 C45 A60 B60
1 C44 GND DVI_D3-
2 OPEN TPB1- 56- A61 1394TPBN1 NC B61
2 OPEN A62 NC DVI_D3+ B62
TPB1+ 56- A63 1394TPBP1 GND B63
A64 GND B64 +V5
56- A65 GND B65
TPA1- 1394TPAN1 NC
A66 NC NC B66
2 R25 1 56- A67 B67
TPA1+ 1394TPAP1 NC
1K_5% A68 GND GND B68
LED_ACT#_R_DUCK 52- A69 RJ45ACTLED DETECT2 B69 R62 1 2 1K_5%
52-,39-,34- A70 PREP RJ45_LILED B70 52- LED_LINK#_R_DUCK
PREP A71 B71
RJ45_GND RJ45_GND
D+ 52- A72 D+ C+ B72 52- C+
D- 52- A73 D- C- B73 52- C-
A74 RJ45_GND RJ45_GND B74
RD+ 52- A75 RJ45_RX+ RJ45_TX+ B75 52- TD+
RD- 52- A76 RJ45_RX- RJ45_TX- B76 52- TD-
A77 RJ45_GND RJ45_GND B77
1 G G 3
2 G G 4
Engineer
JAE_WD_154S4VH_VF_154P CHEN TE-YU

Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
PORT PARALLER
EE2 2003-08-16 9:05:13 pm A03 PC8965
+V3
+V3S +V3 BLUETOOTH_VCC

1
R1312
10K_5%
1
2 Q1040
R1314
1K_5% 4 S D 1
2
2 Q1041 3 5 1 C1307 C1306 1
D
50-,36- 2G 1 R1313 2 3 6
XMIT_OFF# G 2 10UF_K_6.3V 2
S 220K_5% FDC638P 0.1UF_16V
NDS7002A 1 ADD NOTES : 32 AWG MUST BE USED FOR THE CABLE
CN1006
1
L1029 2 1
2
34- 1 2 3
USB_PP4 4 3
5 4
5
34- 4 3 6 G 9
USB_PN4 7 6
8 7 G 10
DLW21SN900SQ2L 8
JST_FM_SM8B_SRSS_TB_8P
BLUETOOTH_LED 55-
50- 1 R1311 2 100_5%

CH_DATA
50- 1 R1310 2 100_5%
CH_CLK
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
BLUETOOTH
EE2 2003-08-16 9:05:17 pm A03 PC8965
+V3L
+V3A
LID SWITCH
+V3S
CN22
34- CN23 50-,47-,38-,36-,33- 1 1
LID_SW#_3 1 PCI_RESET2#_3 2
1 FWH_WP#_3
34- 2
2 2 34- 3 3
3 FWH_TBL#_3 33-,16- 4
SCAN_OUT(1) 37-,36-,55- 3 H_INIT# 4
SCAN_IN(7) 37-,36-,55- 4 4 5
51-,41-,36-,34-,15-,13-,12-,9-,8- 5
1 5 SLP_S3#_3R 6
SDATA_OUT_ICH 41-,34- 5 6
41-,34- 6 6 7 7
D3 L6 CODEC_RST#_ICH
3 1 2 +V3A KSCAN_IN(5) 37- 7 7 8 8
BAV99 BLM11B141S 8 8 9 9
FRAME_SYNC_ICH 41-,34- 9 10
SW1 SDATA_IN1_ICH 34- 9 10
41- 10 10 +V1.5AON 11 11
2 AC97_BIT_CLK 11 12
SCAN_OUT(3) 37-,36- 11 12
12 12 13 13
13 13 14 14
1 R4 2 15- 14 14 53-,36-,34- 15 15
CLK_FWHPCI_3R 15 PWR_SWIN#_3 16
3
100K_1% LPC_AD(0)
38-,36-,34- 15 NUM_LED#_3
36- 16
16 16 17 17
LPC_AD(1)38-,36-,34- 17 CAPS_LED#_3
36-
18
LPC_AD(2)38-,36-,34- 17 36- 18
1 C6 18 SCROLL_LED#_3 19
4
2
LPC_AD(3)
38-,36-,34- 18 PWR_LED#_3 53-,36-,55- 19
19 19 20 20
2 0.1UF_16V LPC_FRAME#_338-,36-,34- 37- 20 SCAN_OUT(8) 37-,36-
21
KSCAN_IN(1) 20 21
21 21 22 22
22 22 23 23
23 23 24 24
SW_DT006_PT11ABH_E 24 24 25 25
25 4A_160mil 26
25 26
26 26 27 27
27 27 28 28
+V3A 28 29
28 +VBATR 29
29 29 30 30
30 30 31 31
31 31 32 32
32 32 33 33
33 33 34 34
34 34 35 35
35 35 36 36
36 36 37 37 G 41
37 37 G 41 38 38 G 42
38 38 G 42 39 39
+V5A 39 40
39 40
40 40
MLX_53643_0404_40P
MLX_53643_0404_40P
+V3S +V3A
C343 C346 1 C345

C4058 1 1 1 2
2 2 0.1UF_16V CN18
100UF_6.3V_METAL 0.1UF_16V 1 1
2 2
3 RTCBAT
0.1UF_16V 3
4 4
53-,36-,55- 5 5
PWR_LED#_3 6
BAT_LED#_3 36- 6
44- 7 7 CN11
HDDASP#_5 8 1 1
LED_WLAN_LINK 50- 8 G 3
43-,41- 9 9 2 2 G 4
EAPD
BLUETOOTH_LED 54- 10 10
MBLED#_3 44- 11 11 JST_BM2B_SRSS
VOL_UP 36- 12 12
VOL_DN 36- 13 13
SCAN_IN(7) 37-,36-,55- 14 14
38- 15 15
IR_TX_3 16
IR_RX_3 38- 16
38- 17 17 G 21
IR_SD_3 18
SCAN_OUT(1)
37-,36-,55- 18 G 22
19 19 G 23
20 20 G 24
MLX_52559_2092_20P
FIX1 FIX2
CP1
S5 S6 S13 S14 S18 S19
S26 FIX_MASK FIX_MASK
COPPER_B5G_25X40X041
FIX3 FIX4
SCREW2.8_6_7_5P SCREW2.8_6_7_5P SCREW2.8_6_5P SCREW2.8_6_7_5P SCREW2.8_6_5P SCREW2.8_6_5P
S7 S8 S15 SCREW3.5_8_5P
FIX_MASK FIX_MASK
S20 S21 S30
FIX5 FIX6
FIX_MASK FIX_MASK
SCREW3.5_6_7_5P SCREW2.8_6_7_5P SCREW2.8_6_7_5P
SCREW2.8_6_5P SCREW2.8_6_5P SCREW2.8_6_7_5P
S9 S1 S3
Engineer
SCREW2.8_6_7_5P SCREW2.8_6.5_8_5PSCREW2.8_6.5_8_5P
S16 S17 CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
S11 S12 S2 R&D CHK
TITLE
Size
A3
SCREW3.5_8_5P SCREW2.8_8_5P DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
SCREW2.8_6_7_5P SCREW3.5_6_7_5P SCREW2.8_6.5_8_5P SWITCH BUTTON & LED
EE2 2003-08-16 9:05:21 pm A03 PC8965
1 2
R1151 4.7K_5%
1 2
+V3S +V3S R1156 4.7K_5% +V3S
1 2 +V3S
1000PF_0402 1000PF_0402 1000PF_0402 R1228 4.7K_5% 1000PF_0402
1 2 1000PF_0402 0.1UF_16V 1 L1020 2
1 L1014 2 1000PF_0402 1000PF_0402 1000PF_0402 R1227 4.7K_5% BLM21A121S
BLM21A121S 1 C202 1 C1208 1 C1162 1 C1210 1 C1209 1 C203 1 C1161 1 C1160
2 2 2 2 2 2 2 2 0.1UF_16V
1 C1155 1 C1138 1 C1156 1 C1158 1 C1198 1 C1200 1 C1201 1 C1140 1 C1141 1 C1157 1 C1159 1 R1150 2
2 1UF_10V 2 1UF_10V 2 2 2 2 2 2 2 2 2 1000PF_0402 10K_5% 1000PF_0402 0.1UF_16V 0.1UF_16V
1000PF_0402
10UF_K_6.3V
120
108
107
U1024
78
62
48
35
20
11
10
96
86
87
2
1
TEST16
TEST17
CNA
CYCLEIN
CYCLEOUT
AVDD
AVDD
AVDD
AVDD
AVDD
VDDP
VDDP
VDDP
VDDP
VDDP
0.1UF_16V
15 51-,47-,50-,33-,56-
DVDD PCI_AD(0:31)
27
39 DVDD
+V3S DVDD PCI_AD31 22 PCI_AD(31)
51 PCI_AD30 24 PCI_AD(30)
DVDD
59 PCI_AD29 25 PCI_AD(29)
72 DVDD
DVDD PCI_AD28 26 PCI_AD(28)
1 L1026 2 88
DVDD PCI_AD27 28 PCI_AD(27)
BLM11A121S 100 PCI_AD26 29 PCI_AD(26)
DVDD
PCI_AD25 31 PCI_AD(25)
1 C232 7 PCI_AD24 32 PCI_AD(24)
1 C1204 1 C1203 1 1 PLLVDD
2 1UF_6.3V PCI_AD23 37 PCI_AD(23)
2 0.1UF_16V 2 0.01UF_16V R174 R173 PCI_AD22 38 PCI_AD(22)
56.2_1% 56.2_1% 40 PCI_AD(21)
PCI_AD21
125 TPBIAS1 PCI_AD20 41 PCI_AD(20)
2 2
TI_TSB43AB22A_PDT_128P
53- 124 TPA1+ PCI_AD19 42 PCI_AD(19)
TPA1+ 123
53- TPA1- PHY PORT 2 PCI_AD18 43 PCI_AD(18)
TPA1- 122
TPB1+ 53- TPB1+ PCI_AD17 45 PCI_AD(17)
53- 121 TPB1- PCI_AD16 46 PCI_AD(16)
TPB1-
PCI BUS INTERFACE

1 1
R172 R171 1 R1190 2 118 R0 66 PCI_AD(12)
BIAS CURRENT PCI_AD12
56.2_1% 56.2_1% 67 PCI_AD(11)
6.34K_1% PCI_AD11
119 R1 PCI_AD10 69 PCI_AD(10)
2 2 C1205 12PF_50V
1 2 1 PCI_AD8 71 PCI_AD(8)
6 74 PCI_AD(7)
X0 PCI_AD7
X1004 PCI_AD6 76 PCI_AD(6)
1 5 OSCILLATOR
24.576MHZ X1 PCI_AD5 77 PCI_AD(5)
1 C233 R175 PCI_AD4 79 PCI_AD(4)
5.1K_1% C1206 12PF_50V 2 80 PCI_AD(3)
2 220P_25V PCI_AD3
2 1 2 PCI_AD2 81 PCI_AD(2)
C1207 3 FILTER0 82 PCI_AD(1)
PCI_AD1
1 2 FILTER PCI_AD0 84 PCI_AD(0) 50-,47-,51-,33-
PCI_CBE#(0:4)
4 FILTER1 PCI_C_BE3 34 PCI_CBE#(3)
0.1UF_16V PCI_C_BE2 47 PCI_CBE#(2)
PCI_C_BE1 60 PCI_CBE#(1)
PCI_C_BE0 73 PCI_CBE#(0)
1 R1155 2 92 SDA 16 15-
PCI_CLK CLK_1394PCI_3R
220_5% PCI_GNT 18 33- 1394PCIGNT3#_3
EEPROM 2 WIRE BUS PCI_REQ 19 33-
R1154 2 1394REQ3#_3
1 91 SCL PCI_IDSEL 36 R1224 1 2 51-,50-,47-,33-,56- PCI_AD(29)
220_5% PCI_FRAME 49 100_5% 51-,50-,47-,33- PCI_FRAME#_3
PCI_IRDY 50 51-,50-,47-,33- PCI_IRDY#_3
99 PC0 PCI_TRDY 52 51-,50-,47-,33-
1 1
98 PC1 PCI_TRDY#_3
POWER CLASS PCI_DEVSEL 53 51-,50-,47-,33- PCI_DEVSEL#_3
1 C204 R145 R146 97 PC2 PCI_STOP 54 51-,50-,47-,33- Q1026
56.2_1% 56.2_1% PCI_STOP#_3
2 1UF_6.3V PCI_PERR 56 51-,50-,47-,33- PCI_PERR#_3 NDS7002A PCI_PME#_3
L1019 2 2 PCI_INTA 13 33- PIRQH#_3
2 1 21 1 3 51-,50-,47-,33-
PCI_PME
CN4 56- 56- 116 TPBIAS0 PCI_SERR 57 51-,50-,47-,36-,33-
S D
+V3S
TPBIAS0 TPBIAS0 115 PCI_SERR#_3
1 1 56- TPB0- TPA0+ 56-
114
TPA0+ PCI_PAR 58 51-,50-,47-,33- PCI_PAR_3 G
PHY PORT 1
2 2 3 4 56- TPB0+ TPA0- 56-
113
TPA0- PCI_RST 85 51-,44-,33-,30-,22- PCI_RESET1#_3 2
5 GND 3 3 56- TPA0- TPB0+ 56- TPB0+
6 GND 4 4 DLW21SN900SQ2L 56- 56- 112 TPB0- PCI_CLKRUN 12 51-,50-,47-,38-,36-,34-
TPA0+ TPB0- CLKRUN#_3
MLX_SD_54030_0431 L1018
2 1 94 TEST9 1 R1226 2
R144 R147 R1157 2 +V3S
1 2 1 2 95 TEST8 CPS 106 1
OPEN
56.2_1% 5.1K_1% 1K_1% R1225 2
9 PLLGND2
PLLGND1
3 4 101 TEST3 G_RST# 14 1
1 R143 2 C205 2200PF_50V 102 TEST2 GPIO3 89 R1152 1 2 220_5% 100K_5%
30 DGND
93 DGND
DGND
DGND
DGND
DGND
DGND
DGND
DGND
DGND
DGND
DGND
AGND
AGND
AGND
AGND
AGND
AGND
AGND
DLW21SN900SQ2L 1 2 104 TEST1 GPIO2 90 R1153 1 2 220_5%
56.2_1% 105 1 C1202
TEST0
2 0.1UF_16V
83
75
68
64
55
44
33
23
8
103
128
127
126
117
111
110
109
17
C11991 1 C1139
0.1UF_16V2 2 0.1UF_16V
Engineer
CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
1394
EE2 2003-08-16 9:05:25 pm A03 PC8965
+V3S_BN
1
R2010
0_5%
2 (15/5)
C2003 1 1 C2004 1 C2005
2 2 0.01UF 2 0.01UF
1
R2014 4.7UF_K_6.3V
FWH_VPP_BN +V3S_BN
0_5% CN2002 AMP_C822273-1_SOKT_32P
2
25 VCC1 FWH0 13 59-
LPC_AD_BN(0)
32 VCC2 FWH1 14 59-
LPC_AD_BN(1)
27 VCCA FWH2 15 59-
LPC_AD_BN(2)
C2009 1 FWH3 17 59-
LPC_AD_BN(3) 1 1
C2008 1 1 C2007 1 C2006 1
2 2 2 2 0.1UF_16V 1 VPP FWH4 23 59-

LPC_FRAME#_3_BN R2018 R2017 R2013
OPEN OPEN OPEN
0.1UF_16V 0.1UF_16V
PCI_RESET2#_3_BN 59- 2 RST# FWH5 22 2 2 2
4.7UF_K_6.3V FWH_WP#_3_BN 59- 7 WP#
FWH_TBL#_3_BN 59- 8 TBL# FGPI0 6 PCBREV0
18 CLKRUN# FGPI1 5 PCBREV1
FWH_INIT#_3_BN 59- 24 INIT# FGPI2 4 PCBREV2
29 IC FGPI3 3 R2015 1 2 100_5%
CLK_FWHPCI_3R_BN 59- 31 CLK FGPI4 30 R20081 2 100_5%

1 1 1
LEGACY_FRE_EN#
1 R2019 R2016
ID0 12 R2020
R2009 19 FDIS 11 100_5% 100_5% 100_5%
OPEN
ID1
GND1
16 GND2
26 GND3
20 DPPO ID2 10 2 2 2
2
21 RFU ID3 9
28
FWH ON BOTTOM DAUGHTER BOARD Engineer

CHEN TE-YU
Drawn by INVENTEC
CHEN TE-YU
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
FWH
EE2 2003-08-16 9:05:32 pm A03 PC8965
+V3S_BN
L3001
1 2
BLM41P800S
C3003
1 1 C3004
10UF_6.3V 2 0.1UF_16V
+V3S_BN
CN2001
1 MONO_OUT_PC_BEEP AUDIO_PWRDN 2
3 GND MONO_PHONE 4
5 AUXA_RIGHT RESERVED 6
7 AUXA_LEFT GND 8
9 CD_GND 5VMAIN 10
1 C3002 11 CD_RIGHT 12
RESERVED
2 0.1UF_16V 13 CD_LEFT RESERVED 14
15 GND PRIMARY_DN 16
17 3.3VAUX 5VD 18
19 GND GND 20
21 3.3VMAIN SYNC 22 59- FRAME_SYNC_ICH_BN
59-
R3017 1 2 33_5% 23 24
SDATA_OUT_ICH_BN SDATA_OUT SDATA_INB R2022 1
CODEC_RST#_ICH_BN 59- 25 RESET# SDATA_INA 26 2 33_5% 59- SDATA_IN1_ICH_BN
27 GND GND 28
29 30 R2021 1 2 33_5% 59-
MSTRCLK BITCLK AC97_BIT_CLK_BN
31 G1 G2 32
33 G3 G4 34
35 G5 G6 36
1 C2011
AMP_3_179397_5_30P+6G 2 OPEN
MDC CONN
MDC CONN ON BUTTON DAUGHTER BOARD Engineer

CHEN TE-YU
Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
MDC CONN
EE2 2003-08-16 9:05:36 pm A03 PC8965
+V3S_BN
+V3A_BN R2011
1
330_5%
R2012 2
1.3K_1% 57-
FWH_INIT#_3_BN
1 R2004 2100K_5% 59- PWR_SWIN#_3_BN 2 3
C
+V3S_BN
2 B
Q2001
E
1 59- D2001 DSLED_CL150YG 1 R4019 2

Q2002 3 NUM_LED#_3_BN 1 2
R2006 2 SST3904 270_5%
H_INIT#_BN
59- 1 2B C
1 C2001 SW2001
330_5% E
2 1
2 1000PF_J_50V
SST3904 1 59- D2002 DSLED_CL150YG 1 R4020 2
+V3A_BN CAPS_LED#_3_BN
3 SWTT_TC003_PS11AT_A 1 2
270_5%
2 1
D2004 59- D2003 DSLED_CL150YG 1 R4021 2

+V3L_BN SCROLL_LED#_3_BN
BAV99 1 2
270_5%
+V3S_BN
1 C2012
2 0.1UF_16V CN4002
1 C2010 1
CN3002 0.1UF_16VPCI_RESET2#_3_BN 2
2 FWH_WP#_3_BN
1 1 3
2 FWH_TBL#_3_BN 4
2 H_INIT#_BN
SCAN_OUT_BN(1) 59- 3 3 5
4 SLP_S3#_3R_BN 6
59- 4
SCAN_IN_BN(7) 5 7
SDATA_OUT_ICH_BN 58- 5
58- 6 6 8
CODEC_RST#_ICH_BN 7 9
KSCAN_IN_BN(5) 59- 7
58- 8 8 10
FRAME_SYNC_ICH_BN
58- 9 9 11 11
SDATA_IN1_ICH_BN 10 12
AC97_BIT_CLK_BN 58- 10 12
59- 11 11 13 13
SCAN_OUT_BN(3) 12 14
12 +V1.5AON_BN 14
13 13 59- 15 15
14 PWR_SWIN#_3_BN 16
CLK_FWHPCI_3R_BN
57- 14 NUM_LED#_3_BN
59- 16
57- 15 15 59- 17 17
LPC_AD_BN(0) 16 CAPS_LED#_3_BN 18
LPC_AD_BN(1) 57- 16 59- 18
17 SCROLL_LED#_3_BN 19
LPC_AD_BN(2) 57- 17 PWR_LED#_3_BN 19
57- 18 18 59- 20 20
LPC_AD_BN(3) 19 SCAN_OUT_BN(8) 21
LPC_FRAME#_3_BN 57- 19 21
59- 20 20 22 22
KSCAN_IN_BN(1) 21 23
21 23
22 22 24 24
23 23 25 25
24 24 26 26
25 25 27 27
+V3A_BN
26 26 28 28
SW2003 P2 27 27 +VBATR_BN 29 29
2 1 28 30
SCAN_OUT_BN(1)
59- 59- KSCAN_IN_BN(5) INTERNAL 29
28
29 31
30
31
SWTT_TC003_PS11AT_A 30 30 32 32
31 31 33 33
32 32 34 34
33 33 35 35
34 34 36 36
35 35 37 37 G 41
36 36 38 38 G 42
+V5A_BN 37 39
SW2002 P1 37 G 41 39
59- 2 1 59- 38 38 G 42 40 40
SCAN_OUT_BN(8)
SWTT_TC003_PS11AT_A
SCAN_IN_BN(7)
E-MAIL 39
40
39
40 MLX_52885_0404_40P
S4 S23 MLX_52885_0404_40P
FIX7 FIX9 FIX11
P3 FIX_MASK FIX_MASK FIX_MASK

SW2004 SCREW2.8_6_5P SCREW2.8_6_5P
SCAN_OUT_BN(3)
59- 2 1 59- KSCAN_IN_BN(1) SERCH FIX8 FIX10 FIX12
SWTT_TC003_PS11AT_A
S22 S24 FIX_MASK FIX_MASK FIX_MASK
SCREW2_6_5P SCREW2_6_5P
Engineer
CHEN TE-YU
INVENTEC
SWITCH & CONN & LED ON BUTTON DAUGHTER BOARD Drawn by
CHEN TE-YU
R&D CHK
TITLE
Size
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
CONN & SWITCH & LED
EE2 2003-08-16 9:05:41 pm A03 PC8965
+V3A_LD
+V3S_LD
60- 1 R4009 2
VOL_UP_LD
1
47_5%
S
1 +V3A_LD
4
5
3
60-
60- D4004 1 R4011 2 MBLED#_3_LD
2G BAV99
PWR_LED#_3_LD D FIX13 FIX16 3
1 2 1
270_5% BSS84 3
Q4004
DSLED_CL150YG FIX_MASK FIX_MASK
2 C4006 TC010-PS11CET_B
2 1 0.1UF_16V
2
+V3S_LD SW4003
DSLED_CL150YG
FIX14 FIX17 D4005
D4008 LEDBOARD_GND
1
FIX_MASK FIX_MASK LEDBOARD_GND
1
S
1 LEDBOARD_GND
60- R4014
HDDASP#_3_LD
2G D
270_5% FIX15 FIX18
BSS84 3
Q4003 2
FIX_MASK FIX_MASK
+V3S_LD
LEDBOARD_GND
1 R4013 2 D4007
1 2
270_5%
DSLED_CL150YG
2
LEDBOARD_GND
LED_WLAN_LINK_LD 60-
D4003
1
SML011BBT 1
1
LEDBOARD_GND R4006
R4005 Q4002 5
S1 270_5% SW4002
1 60-
1 R4007 2
+V3A_LD 100K_1% G1 2 VOL_DN_LD
6
1
2 D1 47_5% 1
D2 4 +V3A_LD
3 G2 2 C4004
S2 2
4
5
3
LEDBOARD_GND 0.1UF_16V
3 BAV99
60-
NDC7002N
BLUETOOTH_LED_LD
LEDBOARD_GND
D4006 R4010 2 TC010-PS11CET_B
BAT_LED#_3_LD 60- 1 2 1
1 2
270_5% 1
CL_150TY_LED D4002
R4008
100K_1%
LEDBOARD_GND
2
LEDBOARD_GND
+V3S_LD
+V3A_LD
LEDBOARD_GND LEDBOARD_GND
C4059 1 1 C4009 1 C4008
10UF_K_6.3V 2 2 1 C4007
2 R4012 2
2 0.1UF_16V 1 +V3S_LD
0.1UF_16V 0.1UF_16V 47K_5%
LEDBOARD_GND CN4001 +V3S_LD
1 SW4001 (15/5) R4004 2 (15/5)
LEDBOARD_GND 1 1
2 2 60- 1 2 60-
3 SCAN_OUT_LD(1) SCAN_IN_LD(7) 2.7_2010_1/2W
3
4 4 3 4 D4001
60- 5 5 10 1
PWR_LED#_3_LD 6 LEDA VCC
BAT_LED#_3_LD 60- 6 IR_TX_3_LD 60- 9 TXD 7
7 ALPS_SKQHFSE010_4P R4003 2 8 GND
AGND 2
60- 7 1 60-
HDDASP#_3_LD 8 IR_RX_3_LD RXD 1 C4003 1 C4005 1 C4002 1 C4001
LED_WLAN_LINK_LD 60- 8 270_5% IR_SD_3_LD 60- 3 6
9 FIR_SEL NC
EAPD_LD 60- 9 5 MD1 11 2 2 2 2 10UF_K_6.3V
60- 10 10 4 GND
BLUETOOTH_LED_LD MD0
MBLED#_3_LD 60- 11 11
VOL_UP_LD 60- 12 12 HSDL_3600_008
VOL_DN_LD 60- 13 13 0.47UF_16V 4.7UF_K_6.3V 0.1UF_16V
60- 14 14 Q4001
SCAN_IN_LD(7) 15 3
IR_TX_3_LD 60- 15 D
60- 16 16 60- 2G
IR_RX_3_LD EAPD_LD
60- 17 17 G 21 LEDBOARD_GND
IR_SD_3_LD 18
S 1
SCAN_OUT_LD(1) 60- 18 G 22 1
19 19 G 23 NDS7002A R4002
20 20 G 24
R4001
1 4.7K_5%
IR
2
MLX_52559_2092_20P 100K_1%
2 S27 S28 S29
LEDBOARD_GND LEDBOARD_GND LEDBOARD_GND

LEDBOARD_GND SCREW1.8_4.5_4_5P_CR10 SCREW1.8_4.5_4_5P SCREW1.8_4.5_4_5P_CR10
LEDBOARD_GND
LEDBOARD_GND LEDBOARD_GND LEDBOARD_GND
Engineer
LED & VOL BUTTON ON LED DAUGHTER BOARD CHEN TE-YU

Drawn by
CHEN TE-YU
INVENTEC
R&D CHK Size
TITLE
A3
DOC CTRL CHK
MFG ENGR CHK

CRYSTAL 1.0
LED & VOL BUTTON
EE2 2003-08-16 9:05:51 pm A03 PC8965

HP Compaq nx5000. M-B CRYSTAL 1.0. Schematic Diagram.

Uploaded by

Copyright:

Available Formats

HP Compaq nx5000. M-B CRYSTAL 1.0. Schematic Diagram.

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

HP Compaq nx5000. M-B CRYSTAL 1.0. Schematic Diagram.

Uploaded by

Copyright:

Available Formats

CRYSTAL 1.

MFG ENGR CHK

PAGE PAGE PAGE

MFG ENGR CHK

TMDS FSB, VCCP,400MHz

Secondary_IDE 1.8V, Hub Link, 66MHz

ICH4-M 3.3V, PCI_Interface,33MHz

10/100/1G LAN Mini_PCI TI-6420 1394

RJ45 ANT ANT 1394

MDC/Modem AD_1981 System BIOS Super I/O Kahuna Lite

MFG ENGR CHK

+VBATA +V2.5 +V1.25S

MFG ENGR CHK

D1018 AIRACIN# 36-,6-1 2 2G Q1051

MFG ENGR CHK

100K_1% GND VDD 6- 1773VDD

15K 1773VDD 6- 1 2 7 MINV TCOMP 14 10mil

15mil 1 2 MAX_MAX1773EUP_TSSOP_20P +V3A 0.33UF_10V 47K_5%

PDS D7 100K_1% 10K_1%

MFG ENGR CHK

MFG ENGR CHK

MFG ENGR CHK

MFG ENGR CHK

1 R125 2 11- MCH_GOOD

+VCCP 2VREF 1 C186

MFG ENGR CHK

MFG ENGR CHK

MFG ENGR CHK

+V3A +V3S +V5A +V5S

MFG ENGR CHK

MFG ENGR CHK

NDS7002A 1 1 R1123 2 33-,26-,25-,20-,15-

MFG ENGR CHK

MFG ENGR CHK

H_D#(16:31) 23- 23- H_D#(48:63)

MFG ENGR CHK

AMP_MPGA479M_C_1376756_479P_BANIAS R29 R28

MFG ENGR CHK

MFG ENGR CHK

LAYOUT NOTES: PUT THE THERMAL SENSOR CLOSE TO CPU Engineer

MFG ENGR CHK

DDR SYSTEM MEMORY

AJ24 SMVREF R231

MFG ENGR CHK

DVOCCLK 30- J3 DVOCCLK DDCPCLK B4 32- LCM_DDCCLK

MFG ENGR CHK

MFG ENGR CHK

47UF_6.3V_METAL +V3S Engineer

MFG ENGR CHK

SDQ(63:0) from MCH to DIMM0 2"~3.5"

MFG ENGR CHK

SCK(5:3) be longer than SCS(3:2),CKE(3:2) 1"~3"

MFG ENGR CHK

21- 1 R1332 2 28-,26-,25-

close to DIMM0<750 mil

MFG ENGR CHK

close to DIMM1< 800mil M_BS1# 27-,26-,21-

1 C320 1 C1371 1 C1373 1 C308 1 C303 1 C299 1 C295 1 C315 1 C1377

1 C1375 1 C1370 1 C1379 1 C306 1 C301 1 C297 1 C1374 1 C318