PIC12F675 I P Microchip

Jameco Part Number 223781 (PIC12F675-I/P)
PIC12F629/675 Data Sheet

8-Pin FLASH-Based 8-Bit CMOS Microcontrollers
2003 Microchip Technology Inc.
DS41190C
Note the following details of the code protection feature on Microchip devices: Microchip products meet the specification contained in their particular Microchip Data Sheet. Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property. Microchip is willing to work with the customer who is concerned about the integrity of their code. Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as unbreakable.
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchips code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchips products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.
Trademarks The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. Accuron, dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerTool, rfPIC, rfLAB, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
Printed on recycled paper.
Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Companys quality system processes and procedures are QS-9000 compliant for its PICmicro 8-bit MCUs, KEELOQ code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchips quality system for the design and manufacture of development systems is ISO 9001 certified.
DS41190C - page ii
PIC12F629/675
8-Pin FLASH-Based 8-Bit CMOS Microcontroller
High Performance RISC CPU:
Only 35 instructions to learn - All single cycle instructions except branches Operating speed: - DC - 20 MHz oscillator/clock input - DC - 200 ns instruction cycle Interrupt capability 8-level deep hardware stack Direct, Indirect, and Relative Addressing modes
Low Power Features:

Standby Current: - 1 nA @ 2.0V, typical Operating Current: - 8.5 A @ 32 kHz, 2.0V, typical - 100 A @ 1 MHz, 2.0V, typical Watchdog Timer Current - 300 nA @ 2.0V, typical Timer1 oscillator current: - 4 A @ 32 kHz, 2.0V, typical
Special Microcontroller Features:

Internal and external oscillator options - Precision Internal 4 MHz oscillator factory calibrated to 1% - External Oscillator support for crystals and resonators - 5 s wake-up from SLEEP, 3.0V, typical Power saving SLEEP mode Wide operating voltage range - 2.0V to 5.5V Industrial and Extended temperature range Low power Power-on Reset (POR) Power-up Timer (PWRT) and Oscillator Start-up Timer (OST) Brown-out Detect (BOD) Watchdog Timer (WDT) with independent oscillator for reliable operation Multiplexed MCLR/Input-pin Interrupt-on-pin change Individual programmable weak pull-ups Programmable code protection High Endurance FLASH/EEPROM Cell - 100,000 write FLASH endurance - 1,000,000 write EEPROM endurance - FLASH/Data EEPROM Retention: > 40 years
Peripheral Features:
6 I/O pins with individual direction control High current sink/source for direct LED drive Analog comparator module with: - One analog comparator - Programmable on-chip comparator voltage reference (CVREF) module - Programmable input multiplexing from device inputs - Comparator output is externally accessible Analog-to-Digital Converter module (PIC12F675): - 10-bit resolution - Programmable 4-channel input - Voltage reference input Timer0: 8-bit timer/counter with 8-bit programmable prescaler Enhanced Timer1: - 16-bit timer/counter with prescaler - External Gate Input mode - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator, if INTOSC mode selected In-Circuit Serial ProgrammingTM (ICSPTM) via two pins
Device
Program Memory FLASH (words) 1024 1024
Data Memory SRAM (bytes) 64 64 EEPROM (bytes) 128 128 I/O
10-bit A/D (ch) 4
Comparators
Timers 8/16-bit 1/1 1/1
PIC12F629 PIC12F675
6 6
1 1
* 8-bit, 8-pin devices protected by Microchips Low Pin Count Patent: U.S. Patent No. 5,847,450. Additional U.S. and foreign patents and applications may be issued or pending.
DS41190C-page 1
PIC12F629/675
Pin Diagrams
8-pin PDIP, SOIC, DFN-S

VDD GP5/T1CKI/OSC1/CLKIN GP4/T1G/OSC2/CLKOUT GP3/MCLR/VPP 1 8 VSS GP0/CIN+/ICSPDAT GP1/CIN-/ICSPCLK GP2/T0CKI/INT/COUT
PIC12F629
2 3 4
7 6 5
VDD GP5/T1CKI/OSC1/CLKIN GP4/AN3/T1G/OSC2/CLKOUT GP3/MCLR/VPP
1 2 3 4
8 7 6 5
VSS GP0/AN0/CIN+/ICSPDAT GP1/AN1/CIN-/VREF/ICSPCLK GP2/AN2/T0CKI/INT/COUT
PIC12F675
DS41190C-page 2
PIC12F629/675
Table of Contents
1.0 Device Overview ......................................................................................................................................................................... 5 2.0 Memory Organization.................................................................................................................................................................. 7 3.0 GPIO Port ................................................................................................................................................................................. 19 4.0 Timer0 Module .......................................................................................................................................................................... 27 5.0 Timer1 Module with Gate Control ............................................................................................................................................. 30 6.0 Comparator Module .................................................................................................................................................................. 35 7.0 Analog-to-Digital Converter (A/D) Module (PIC12F675 only) ................................................................................................... 41 8.0 Data EEPROM Memory ............................................................................................................................................................ 47 9.0 Special Features of the CPU .................................................................................................................................................... 51 10.0 Instruction Set Summary ........................................................................................................................................................... 69 11.0 Development Support ............................................................................................................................................................... 77 12.0 Electrical Specifications ............................................................................................................................................................ 83 13.0 DC and AC Characteristics Graphs and Tables ..................................................................................................................... 105 14.0 Packaging Information ............................................................................................................................................................ 115 Appendix A: Data Sheet Revision History ......................................................................................................................................... 121 Appendix B: Device Differences ....................................................................................................................................................... 121 Appendix C: Device Migrations ......................................................................................................................................................... 122 Appendix D: Migrating from other PICmicro Devices ...................................................................................................................... 122 Index ................................................................................................................................................................................................. 123 On-Line Support ................................................................................................................................................................................ 127 Systems Information and Upgrade Hot Line ..................................................................................................................................... 127 Reader Response ............................................................................................................................................................................. 128 Product Identification System ........................................................................................................................................................... 129
TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced. If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at [email protected] or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.
Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies. To determine if an errata sheet exists for a particular device, please check with one of the following: Microchips Worldwide Web site; http://www.microchip.com Your local Microchip sales office (see last page) The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277 When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.
Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.
DS41190C-page 3
PIC12F629/675
NOTES:
DS41190C-page 4
PIC12F629/675
1.0 DEVICE OVERVIEW
This document contains device specific information for the PIC12F629/675. Additional information may be found in the PICmicroTM Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this Data Sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules. The PIC12F629 and PIC12F675 devices are covered by this Data Sheet. They are identical, except the PIC12F675 has a 10-bit A/D converter. They come in 8-pin PDIP, SOIC, and MLF-S packages. Figure 1-1 shows a block diagram of the PIC12F629/675 devices. Table 1-1 shows the Pinout Description.
FIGURE 1-1:
PIC12F629/675 BLOCK DIAGRAM

13 FLASH Program Memory 1K x 14 8-Level Stack (13-bit) Program Counter Data Bus 8 GP0/AN0/CIN+ GP1/AN1/CIN-/VREF GP2/AN2/T0CKI/INT/COUT GP3/MCLR/VPP GP4/AN3/T1G/OSC2/CLKOUT GP5/T1CKI/OSC1/CLKIN RAM Addr(1)
Program Bus
RAM File Registers 64 x 8 9
14
Instruction Reg Direct Addr 7
Addr MUX 8 Indirect Addr
FSR Reg Internal 4 MHz Oscillator Instruction Decode & Control Timing Generation OSC1/CLKIN OSC2/CLKOUT VDD, VSS 8 3 Power-up Timer Oscillator Start-up Timer Power-on Reset Watchdog Timer Brown-out Detect 8 W Reg STATUS Reg
MUX
ALU
T1G T1CKI
Timer0 T0CKI
Timer1
Analog to Digital Converter (PIC12F675 only)
Analog Comparator and reference
EEDATA 8 128 bytes DATA EEPROM EEADDR
CIN- CIN+ COUT VREF AN0 AN1 AN2 AN3
Note 1: Higher order bits are from STATUS register.
DS41190C-page 5
PIC12F629/675
TABLE 1-1: PIC12F629/675 PINOUT DESCRIPTION
Function GP0 AN0 CIN+ ICSPDAT GP1 AN1 CINVREF ICSPCLK GP2 AN2 T0CKI INT COUT GP3/MCLR/VPP GP3 MCLR VPP GP4/AN3/T1G/OSC2/ CLKOUT GP4 AN3 T1G OSC2 CLKOUT GP5/T1CKI/OSC1/CLKIN GP5 Input Type TTL AN AN TTL TTL AN AN AN ST ST AN ST ST CMOS TTL ST HV TTL AN ST XTAL CMOS TTL CMOS CMOS Output Type CMOS Description Bi-directional I/O w/ programmable pull-up and interrupt-on-change A/D Channel 0 input Comparator input Serial programming I/O Bi-directional I/O w/ programmable pull-up and interrupt-on-change A/D Channel 1 input Comparator input External voltage reference Serial programming clock Bi-directional I/O w/ programmable pull-up and interrupt-on-change A/D Channel 2 input TMR0 clock input External interrupt Comparator output Input port w/ interrupt-on-change Master Clear Programming voltage Bi-directional I/O w/ programmable pull-up and interrupt-on-change A/D Channel 3 input TMR1 gate Crystal/resonator FOSC/4 output Bi-directional I/O w/ programmable pull-up and interrupt-on-change TMR1 clock Crystal/resonator External clock input/RC oscillator connection Ground reference Positive supply Name GP0/AN0/CIN+/ICSPDAT
GP1/AN1/CIN-/VREF/ ICSPCLK
CMOS CMOS
GP2/AN2/T0CKI/INT/COUT
CMOS
VSS VDD Legend:
T1CKI ST OSC1 XTAL CLKIN ST VSS Power VDD Power Shade = PIC12F675 only TTL = TTL input buffer, ST = Schmitt Trigger input buffer
DS41190C-page 6
PIC12F629/675
2.0
2.1
MEMORY ORGANIZATION
Program Memory Organization
2.2
Data Memory Organization
The PIC12F629/675 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) for the PIC12F629/675 devices is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first 1K x 14 space. The RESET vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).
The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose registers and the Special Function registers. The Special Function registers are located in the first 32 locations of each bank. Register locations 20h-5Fh are General Purpose registers, implemented as static RAM and are mapped across both banks. All other RAM is unimplemented and returns 0 when read. RP0 (STATUS<5>) is the bank select bit. RP0 = 0 Bank 0 is selected RP0 = 1 Bank 1 is selected Note: The IRP and RP1 bits STATUS<7:6> are reserved and should always be maintained as 0s.
FIGURE 2-1:
PROGRAM MEMORY MAP AND STACK FOR THE PIC12F629/675

PC<12:0>
CALL, RETURN RETFIE, RETLW
13
2.2.1
GENERAL PURPOSE REGISTER FILE
Stack Level 1 Stack Level 2 Stack Level 8 RESET Vector 000h
The register file is organized as 64 x 8 in the PIC12F629/675 devices. Each register is accessed, either directly or indirectly, through the File Select Register FSR (see Section 2.4).
Interrupt Vector
0004 0005
On-chip Program Memory 03FFh 0400h
1FFFh
DS41190C-page 7
PIC12F629/675
2.2.2 SPECIAL FUNCTION REGISTERS FIGURE 2-2:
The Special Function registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM. The special registers can be classified into two sets: core and peripheral. The Special Function registers associated with the core are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.
DATA MEMORY MAP OF THE PIC12F629/675

File Address File Address Indirect addr.(1) OPTION_REG PCL STATUS FSR TRISIO 80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh 8Fh 90h 91h 92h 93h 94h 95h 96h 97h 98h 99h 9Ah 9Bh 9Ch 9Dh 9Eh 9Fh A0h
Indirect addr.(1) TMR0 PCL STATUS FSR GPIO
PCLATH INTCON PIR1 TMR1L TMR1H T1CON
CMCON
ADRESH(2) ADCON0(2)
00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 20h
PCLATH INTCON PIE1 PCON OSCCAL
WPU IOC
VRCON EEDATA EEADR EECON1 EECON2(1) ADRESL(2) ANSEL(2)
General Purpose Registers 64 Bytes
accesses 20h-5Fh
5Fh 60h
DFh E0h
7Fh Bank 0 Bank 1
FFh
1: 2:
Unimplemented data memory locations, read as '0'. Not a physical register. PIC12F675 only.
DS41190C-page 8
PIC12F629/675
TABLE 2-1:
Address Bank 0 00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh 10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh INDF(1) TMR0 PCL STATUS FSR GPIO PCLATH INTCON PIR1 TMR1L TMR1H T1CON CMCON ADRESH(3) ADCON0(3) Addressing this Location uses Contents of FSR to Address Data Memory Timer0 Modules Register Program Counter's (PC) Least Significant Byte IRP(2) Unimplemented Unimplemented Unimplemented Unimplemented GIE EEIF PEIE ADIF T0IE Write Buffer for Upper 5 bits of Program Counter INTE GPIE CMIF T0IF INTF GPIF TMR1IF RP1(2) RP0 GPIO5 TO GPIO4 PD GPIO3 Z GPIO2 DC GPIO1 C GPIO0 0000 0000 xxxx xxxx 0000 0000 0001 1xxx xxxx xxxx --xx xxxx ---0 0000 0000 0000 00-- 0--0 xxxx xxxx xxxx xxxx TMR1CS TMR1ON -000 0000 18,59 27 17 11 18 19 17 13 15 30 30 32 35 42 43,59
SPECIAL FUNCTION REGISTERS SUMMARY

Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOD Page
Indirect Data Memory Address Pointer
Unimplemented Holding Register for the Least Significant Byte of the 16-bit Timer1 Holding Register for the Most Significant Byte of the 16-bit Timer1 TMR1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC
Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented
COUT
CINV
CIS
CM2
CM1
CM0
-0-0 0000 xxxx xxxx
Unimplemented Unimplemented Unimplemented Unimplemented Most Significant 8 bits of the Left Shifted A/D Result or 2 bits of the Right Shifted Result ADFM VCFG CHS1 CHS0 GO/DONE ADON
00-- 0000
Legend:
= unimplemented locations read as 0, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note 1: This is not a physical register. 2: These bits are reserved and should always be maintained as 0. 3: PIC12F675 only.
DS41190C-page 9
PIC12F629/675
TABLE 2-1:
Address Bank 1 80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh 8Fh 90h 91h 92h 93h 94h 95h 96h 97h 98h 99h 9Ah 9Bh 9Ch 9Dh 9Eh 9Fh WPU IOC VRCON EEDATA EEADR EECON1 EECON2(1) ADRESL(3) ANSEL(3) PCON OSCCAL INDF(1) OPTION_REG PCL STATUS FSR TRISIO PCLATH INTCON PIE1 Addressing this Location uses Contents of FSR to Address Data Memory GPPU
(2)
SPECIAL FUNCTION REGISTERS SUMMARY (CONTINUED)

Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOD Page
0000 0000 PS1 DC PS0 C 1111 1111 0000 0000
18,59 12,28 17 11 18 19 17 13 14 16 16 20 21 40 47 47 48 48 42 44,59
INTEDG
(2)
T0CS RP0
T0SE TO
PSA PD
PS2 Z
Program Counter's (PC) Least Significant Byte IRP RP1
0001 1xxx xxxx xxxx
Indirect Data Memory Address Pointer Unimplemented Unimplemented Unimplemented Unimplemented GIE EEIE Unimplemented CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented VREN WPU5 IOC5 WPU4 IOC4 IOC3 WPU2 IOC2 WPU1 IOC1 WPU0 IOC0 PEIE ADIE T0IE Write Buffer for Upper 5 bits of Program Counter INTE GPIE CMIE T0IF INTF POR GPIF TMR1IE BOD TRISIO5 TRISIO4 TRISIO3 TRISIO2 TRISIO1 TRISIO0
--11 1111 ---0 0000 0000 0000 00-- 0--0 ---- --0x 1000 00- --11 -111 --00 0000
Unimplemented
VRR
VR3
VR2
VR1
VR0
0-0- 0000 0000 0000 -000 0000
Data EEPROM Data Register Data EEPROM Address Register WRERR WREN WR RD
---- x000 ---- ---xxxx xxxx
EEPROM Control Register 2 Least Significant 2 bits of the Left Shifted A/D Result of 8 bits or the Right Shifted Result ADCS2 ADCS1 ADCS0 ANS3 ANS2 ANS1 ANS0
-000 1111
Legend:
= unimplemented locations read as 0, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note 1: This is not a physical register. 2: These bits are reserved and should always be maintained as 0. 3: PIC12F675 only.
DS41190C-page 10
PIC12F629/675
2.2.2.1 STATUS Register
The STATUS register, shown in Register 2-1, contains: the arithmetic status of the ALU the RESET status the bank select bits for data memory (SRAM) The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u u1uu (where u = unchanged). It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bits. For other instructions not affecting any STATUS bits, see the Instruction Set Summary. Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the PIC12F629/675 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products. 2: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
REGISTER 2-1:
STATUS STATUS REGISTER (ADDRESS: 03h OR 83h)

Reserved Reserved IRP bit 7 RP1 R/W-0 RP0 R-1 TO R-1 PD R/W-x Z R/W-x DC R/W-x C bit 0
bit 7 bit 6 bit 5
IRP: This bit is reserved and should be maintained as 0 RP1: This bit is reserved and should be maintained as 0 RP0: Register Bank Select bit (used for direct addressing) 0 = Bank 0 (00h - 7Fh) 1 = Bank 1 (80h - FFh) TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction Z: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW,SUBLW,SUBWF instructions) For borrow, the polarity is reversed. 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note: For borrow the polarity is reversed. A subtraction is executed by adding the twos complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register
bit 4
bit 3
bit 2
bit 1
bit 0
Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
DS41190C-page 11
PIC12F629/675
2.2.2.2 OPTION Register
Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT by setting PSA bit to 1 (OPTION<3>). See Section 4.4. The OPTION register is a readable and writable register, which contains various control bits to configure: TMR0/WDT prescaler External GP2/INT interrupt TMR0 Weak pull-ups on GPIO
REGISTER 2-2:
OPTION_REG OPTION REGISTER (ADDRESS: 81h)

R/W-1 GPPU bit 7 R/W-1 INTEDG R/W-1 T0CS R/W-1 T0SE R/W-1 PSA R/W-1 PS2 R/W-1 PS1 R/W-1 PS0 bit 0
bit 7
GPPU: GPIO Pull-up Enable bit 1 = GPIO pull-ups are disabled 0 = GPIO pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of GP2/INT pin 0 = Interrupt on falling edge of GP2/INT pin T0CS: TMR0 Clock Source Select bit 1 = Transition on GP2/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on GP2/T0CKI pin 0 = Increment on low-to-high transition on GP2/T0CKI pin PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the TIMER0 module PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate 000 001 010 011 100 101 110 111 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256 1:1 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64 1 : 128
bit 6
bit 5
bit 4
bit 3
bit 2-0
DS41190C-page 12
PIC12F629/675
2.2.2.3 INTCON Register
Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, GPIO port change and external GP2/INT pin interrupts.
REGISTER 2-3:
INTCON INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh OR 8Bh)

R/W-0 GIE bit 7 R/W-0 PEIE R/W-0 T0IE R/W-0 INTE R/W-0 GPIE R/W-0 T0IF R/W-0 INTF R/W-0 GPIF bit 0
bit 7
GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts T0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt INTE: GP2/INT External Interrupt Enable bit 1 = Enables the GP2/INT external interrupt 0 = Disables the GP2/INT external interrupt GPIE: Port Change Interrupt Enable bit(1) 1 = Enables the GPIO port change interrupt 0 = Disables the GPIO port change interrupt T0IF: TMR0 Overflow Interrupt Flag bit(2) 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTF: GP2/INT External Interrupt Flag bit 1 = The GP2/INT external interrupt occurred (must be cleared in software) 0 = The GP2/INT external interrupt did not occur GPIF: Port Change Interrupt Flag bit 1 = When at least one of the GP5:GP0 pins changed state (must be cleared in software) 0 = None of the GP5:GP0 pins have changed state Note 1: IOC register must also be enabled to enable an interrupt-on-change. 2: T0IF bit is set when TIMER0 rolls over. TIMER0 is unchanged on RESET and should be initialized before clearing T0IF bit. Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
DS41190C-page 13
PIC12F629/675
2.2.2.4 PIE1 Register
Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt. The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.
REGISTER 2-4:
PIE1 PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS: 8Ch)

R/W-0 EEIE bit 7 R/W-0 ADIE U-0
U-0
R/W-0 CMIE
U-0
U-0
R/W-0 TMR1IE bit 0
bit 7
EEIE: EE Write Complete Interrupt Enable bit 1 = Enables the EE write complete interrupt 0 = Disables the EE write complete interrupt ADIE: A/D Converter Interrupt Enable bit (PIC12F675 only) 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt Unimplemented: Read as 0 CMIE: Comparator Interrupt Enable bit 1 = Enables the comparator interrupt 0 = Disables the comparator interrupt Unimplemented: Read as 0 TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
bit 6
bit 5-4 bit 3
bit 2-1 bit 0
DS41190C-page 14
PIC12F629/675
2.2.2.5 PIR1 Register
Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.
REGISTER 2-5:
PIR1 PERIPHERAL INTERRUPT REGISTER 1 (ADDRESS: 0Ch)

R/W-0 EEIF bit 7 R/W-0 ADIF U-0 U-0 R/W-0 CMIF U-0 U-0 R/W-0 TMR1IF bit 0
bit 7
EEIF: EEPROM Write Operation Interrupt Flag bit 1 = The write operation completed (must be cleared in software) 0 = The write operation has not completed or has not been started ADIF: A/D Converter Interrupt Flag bit (PIC12F675 only) 1 = The A/D conversion is complete (must be cleared in software) 0 = The A/D conversion is not complete Unimplemented: Read as 0 CMIF: Comparator Interrupt Flag bit 1 = Comparator input has changed (must be cleared in software) 0 = Comparator input has not changed Unimplemented: Read as 0 TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
bit 6
bit 5-4 bit 3
bit 2-1 bit 0
DS41190C-page 15
PIC12F629/675
2.2.2.6 PCON Register
The Power Control (PCON) register contains flag bits to differentiate between a: Power-on Reset (POR) Brown-out Detect (BOD) Watchdog Timer Reset (WDT) External MCLR Reset
The PCON Register bits are shown in Register 2-6.
REGISTER 2-6:
PCON POWER CONTROL REGISTER (ADDRESS: 8Eh)

U-0 bit 7 U-0 U-0 U-0 U-0 U-0 R/W-0 POR R/W-x BOD bit 0
bit 7-2 bit 1
Unimplemented: Read as '0' POR: Power-on Reset STATUS bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) BOD: Brown-out Detect STATUS bit 1 = No Brown-out Detect occurred 0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs) Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
bit 0
2.2.2.7
OSCCAL Register
The Oscillator Calibration register (OSCCAL) is used to calibrate the internal 4 MHz oscillator. It contains 6 bits to adjust the frequency up or down to achieve 4 MHz. The OSCCAL register bits are shown in Register 2-7.
REGISTER 2-7:
OSCCAL OSCILLATOR CALIBRATION REGISTER (ADDRESS: 90h)

R/W-1 CAL5 bit 7 R/W-0 CAL4 R/W-0 CAL3 R/W-0 CAL2 R/W-0 CAL1 R/W-0 CAL0 U-0 U-0 bit 0
bit 7-2
CAL5:CAL0: 6-bit Signed Oscillator Calibration bits 111111 = Maximum frequency 100000 = Center frequency 000000 = Minimum frequency Unimplemented: Read as '0' Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
bit 1-0
DS41190C-page 16
PIC12F629/675
2.3 PCL and PCLATH
2.3.2 STACK
The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any RESET, the PC is cleared. Figure 2-3 shows the two situations for the loading of the PC. The upper example in Figure 2-3 shows how the PC is loaded on a write to PCL (PCLATH<4:0> PCH). The lower example in Figure 2-3 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> PCH). The PIC12F629/675 family has an 8-level deep x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation. The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on). Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions. 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.
FIGURE 2-3:
PCH 12 PC 5 8 7
LOADING OF PC IN DIFFERENT SITUATIONS

PCL 0 Instruction with PCL as Destination ALU result
PCLATH<4:0>
PCLATH PCH 12 PC 2 PCLATH<4:3> 11 Opcode <10:0> PCLATH 11 10 8 7 PCL 0 GOTO, CALL
2.3.1
COMPUTED GOTO
A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note Implementing a Table Read" (AN556).
DS41190C-page 17
PIC12F629/675
2.4 Indirect Addressing, INDF and FSR Registers
A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1. The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing. Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although STATUS bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-4.
EXAMPLE 2-1:
movlw movwf clrf incf btfss goto
INDIRECT ADDRESSING
0x20 FSR INDF FSR FSR,4 NEXT ;initialize pointer ;to RAM ;clear INDF register ;inc pointer ;all done? ;no clear next ;yes continue
NEXT
CONTINUE
FIGURE 2-4:
DIRECT/INDIRECT ADDRESSING PIC12F629/675

Indirect Addressing 0 IRP(1) 7 FSR Register 0
Direct Addressing RP1(1) RP0 6 From Opcode
Bank Select Location Select 00 00h 01 10 11
Bank Select 180h
Location Select
Data Memory
Not Used
7Fh Bank 0 For memory map detail see Figure 2-2. Note 1: The RP1 and IRP bits are reserved; always maintain these bits clear. Bank 1 Bank 2 Bank 3
1FFh
DS41190C-page 18
PIC12F629/675
3.0 GPIO PORT
There are as many as six general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin. Note: Additional information on I/O ports may be found in the PICmicro Mid-Range Reference Manual, (DS33023) register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read 0. Note: The ANSEL (9Fh) and CMCON (19h) registers (9Fh) must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read 0. The ANSEL register is defined for the PIC12F675.
EXAMPLE 3-1:
bcf clrf movlw movwf bsf clrf movlw movwf STATUS,RP0 GPIO 07h CMCON STATUS,RP0 ANSEL 0Ch TRISIO
INITIALIZING GPIO
;Bank 0 ;Init GPIO ;Set GP<2:0> to ;digital IO ;Bank 1 ;Digital I/O ;Set GP<3:2> as inputs ;and set GP<5:4,1:0> ;as outputs
3.1
GPIO and the TRISIO Registers
GPIO is an 6-bit wide, bi-directional port. The corresponding data direction register is TRISIO. Setting a TRISIO bit (= 1) will make the corresponding GPIO pin an input (i.e., put the corresponding output driver in a Hi-impedance mode). Clearing a TRISIO bit (= 0) will make the corresponding GPIO pin an output (i.e., put the contents of the output latch on the selected pin). The exception is GP3, which is input only and its TRISIO bit will always read as 1. Example 3-1 shows how to initialize GPIO. Reading the GPIO register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch. GP3 reads 0 when MCLREN = 1. The TRISIO register controls the direction of the GP pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISIO
3.2
Additional Pin Functions
Every GPIO pin on the PIC12F629/675 has an interrupt-on-change option and every GPIO pin, except GP3, has a weak pull-up option. The next two sections describe these functions.
3.2.1
WEAK PULL-UP
Each of the GPIO pins, except GP3, has an individually configurable weak internal pull-up. Control bits WPUx enable or disable each pull-up. Refer to Register 3-3. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the GPPU bit (OPTION<7>).
REGISTER 3-1:
GPIO GPIO REGISTER (ADDRESS: 05h)

U-0 bit 7 U-0 R/W-x GPIO5 R/W-x GPIO4 R/W-x GPIO3 R/W-x GPIO2 R/W-x GPIO1 R/W-x GPIO0 bit 0
bit 7-6: bit 5-0:
Unimplemented: Read as 0 GPIO<5:0>: General Purpose I/O pin. 1 = Port pin is >VIH 0 = Port pin is <VIL Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
DS41190C-page 19
PIC12F629/675
REGISTER 3-2: TRISIO GPIO TRISTATE REGISTER (ADDRESS: 85h)
U-0 bit 7 bit 7-6: bit 5-0: Unimplemented: Read as 0 TRISIO<5:0>: General Purpose I/O Tri-State Control bit 1 = GPIO pin configured as an input (tri-stated) 0 = GPIO pin configured as an output. Note: Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown TRISIO<3> always reads 1. U-0 R/W-x TRISIO5 R/W-x TRISIO4 R-1 TRISIO3 R/W-x R/W-x R/W-x TRISIO0 bit 0 TRISIO2 TRISIO1
REGISTER 3-3:
WPU WEAK PULL-UP REGISTER (ADDRESS: 95h)

U-0 bit 7 U-0 R/W-1 WPU5 R/W-1 WPU4 U-0 R/W-1 WPU2 R/W-1 WPU1 R/W-1 WPU0 bit 0
bit 7-6 bit 5-4
Unimplemented: Read as 0 WPU<5:4>: Weak Pull-up Register bit 1 = Pull-up enabled 0 = Pull-up disabled Unimplemented: Read as 0 WPU<2:0>: Weak Pull-up Register bit 1 = Pull-up enabled 0 = Pull-up disabled Note 1: Global GPPU must be enabled for individual pull-ups to be enabled. 2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISIO = 0). Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
bit 3 bit 2-0
DS41190C-page 20
PIC12F629/675
3.2.2 INTERRUPT-ON-CHANGE
Each of the GPIO pins is individually configurable as an interrupt-on-change pin. Control bits IOC enable or disable the interrupt function for each pin. Refer to Register 3-4. The interrupt-on-change is disabled on a Power-on Reset. For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of GPIO. The mismatch outputs of the last read are OR'd together to set, the GP Port Change Interrupt flag bit (GPIF) in the INTCON register. This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner: a) b) Any read or write of GPIO. This will end the mismatch condition. Clear the flag bit GPIF.
A mismatch condition will continue to set flag bit GPIF. Reading GPIO will end the mismatch condition and allow flag bit GPIF to be cleared. Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the GPIF interrupt flag may not get set.
REGISTER 3-4:
IOC INTERRUPT-ON-CHANGE GPIO REGISTER (ADDRESS: 96h)

U-0 bit 7 U-0 R/W-0 IOC5 R/W-0 IOC4 R/W-0 IOC3 R/W-0 IOC2 R/W-0 IOC1 R/W-0 IOC0 bit 0
bit 7-6 bit 5-0
Unimplemented: Read as 0 IOC<5:0>: Interrupt-on-Change GPIO Control bit 1 = Interrupt-on-change enabled 0 = Interrupt-on-change disabled Note 1: Global interrupt enable (GIE) must be enabled for individual interrupts to be recognized. Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
DS41190C-page 21
PIC12F629/675
3.3 Pin Descriptions and Diagrams
FIGURE 3-1:
Each GPIO pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this Data Sheet.
BLOCK DIAGRAM OF GP0 AND GP1 PINS

Q Q GPPU Analog Input Mode VDD Weak
Data Bus WR WPU RD WPU
D CK
3.3.1
GP0/AN0/CIN+
Figure 3-1 shows the diagram for this pin. The GP0 pin is configurable to function as one of the following: a general purpose I/O an analog input for the A/D (PIC12F675 only) an analog input to the comparator
D WR PORT CK Q Q I/O pin D WR TRISIO RD TRISIO RD PORT D WR IOC RD IOC CK Q Q Q D EN Q D EN Interrupt-on-Change CK Q Q Analog Input Mode VSS VDD
3.3.2
GP1/AN1/CIN-/VREF
Figure 3-1 shows the diagram for this pin. The GP1 pin is configurable to function as one of the following: as a general purpose I/O an analog input for the A/D (PIC12F675 only) an analog input to the comparator a voltage reference input for the A/D (PIC12F675 only)
RD PORT To Comparator To A/D Converter
DS41190C-page 22
PIC12F629/675
3.3.3 GP2/AN2/T0CKI/INT/COUT 3.3.4 GP3/MCLR/VPP
Figure 3-2 shows the diagram for this pin. The GP2 pin is configurable to function as one of the following: a general purpose I/O an analog input for the A/D (PIC12F675 only) the clock input for TMR0 an external edge triggered interrupt a digital output from the comparator Figure 3-3 shows the diagram for this pin. The GP3 pin is configurable to function as one of the following: a general purpose input as Master Clear Reset
FIGURE 3-3:
Data Bus RESET
BLOCK DIAGRAM OF GP3

MCLRE VSS MCLRE VSS
FIGURE 3-2:
Data Bus WR WPU RD WPU D CK Q Q

Analog Input Mode VDD Weak GPPU COUT Enable Analog Input Mode WR IOC RD IOC RD TRISIO RD PORT D CK
I/O pin
Q Q Q D EN Q D EN
D WR PORT CK
Q Q COUT 1 0
VDD
Interrupt-on-Change RD PORT
I/O pin
D WR TRISIO RD TRISIO RD PORT D WR IOC RD IOC CK CK
Q Q Analog Input Mode VSS
Q Q Q D EN Q D EN
Interrupt-on-Change
RD PORT
To TMR0 To INT To A/D Converter
DS41190C-page 23
PIC12F629/675
3.3.5 GP4/AN3/T1G/OSC2/CLKOUT 3.3.6 GP5/T1CKI/OSC1/CLKIN
Figure 3-4 shows the diagram for this pin. The GP4 pin is configurable to function as one of the following: a general purpose I/O an analog input for the A/D (PIC12F675 only) a TMR1 gate input a crystal/resonator connection a clock output Figure 3-5 shows the diagram for this pin. The GP5 pin is configurable to function as one of the following: a general purpose I/O a TMR1 clock input a crystal/resonator connection a clock input
FIGURE 3-5: FIGURE 3-4: BLOCK DIAGRAM OF GP4

Analog Input Mode Data Bus WR WPU RD WPU D CK Q Q GPPU Oscillator Circuit VDD WR PORT I/O pin WR TRISIO RD TRISIO RD PORT D WR IOC Q D EN RD IOC Q D EN RD IOC CK Q Q

INTOSC Mode
CLK Modes(1) VDD Weak
Data Bus WR WPU RD WPU
TMR1LPEN(1) D CK Q Q GPPU Oscillator Circuit OSC2 D CK Q Q I/O pin D CK Q Q INTOSC Mode (2) VSS VDD VDD Weak
OSC1
CLKOUT Enable D WR PORT CK Q Q CLKOUT Enable D WR TRISIO RD TRISIO RD PORT D WR IOC CK Q Q CK Q Q FOSC/4 1 0
VSS INTOSC/ RC/EC(2) CLKOUT Enable Analog Input Mode
D EN
D EN
Interrupt-on-Change
Interrupt-on-Change
RD PORT RD PORT To TMR1 or CLKGEN
To TMR1 T1G To A/D Converter Note 1: CLK modes are XT, HS, LP, LPTMR1 and CLKOUT Enable. 2: With CLKOUT option. Note 1: Timer1 LP Oscillator enabled 2: When using Timer1 with LP oscillator, the Schmitt Trigger is by-passed.
DS41190C-page 24
PIC12F629/675
TABLE 3-1:
Address
05h 0Bh/8Bh 19h 81h 85h 95h 96h 9Fh
SUMMARY OF REGISTERS ASSOCIATED WITH GPIO

Name Bit 7
GIE GPPU
Bit 6
PEIE COUT INTEDG ADCS2
Bit 5
GP5 T0IE T0CS TRISIO5 WPU5 IOC5 ADCS1
Bit 4
GP4 INTE CINV T0SE TRISIO4 WPU4 IOC4 ADCS0
Bit 3
GP3 GPIE CIS PSA TRISIO3 IOC3 ANS3
Bit 2
GP2 T0IF CM2 PS2 TRISIO2 WPU2 IOC2 ANS2
Bit 1
GP1 INTF CM1 PS1 TRISIO1 WPU1 IOC1 ANS1
Bit 0
GP0 GPIF CM0 PS0 TRISIO0 WPU0 IOC0 ANS0
Value on: POR, BOD

--xx xxxx 0000 0000 -0-0 0000 1111 1111 --11 1111 --11 -111 --00 0000 -000 1111
Value on all other RESETS

--uu uuuu 0000 000u -0-0 0000 1111 1111 --11 1111 --11 -111 --00 0000 -000 1111
GPIO INTCON CMCON OPTION_REG TRISIO WPU IOC ANSEL
Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by GPIO.
DS41190C-page 25
PIC12F629/675
NOTES:
DS41190C-page 26
PIC12F629/675
4.0 TIMER0 MODULE
The Timer0 module timer/counter has the following features: 8-bit timer/counter Readable and writable 8-bit software programmable prescaler Internal or external clock select Interrupt on overflow from FFh to 00h Edge select for external clock Counter mode is selected by setting the T0CS bit (OPTION_REG<5>). In this mode, the Timer0 module will increment either on every rising or falling edge of pin GP2/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION_REG<4>). Clearing the T0SE bit selects the rising edge. Note: Counter mode has specific external clock requirements. Additional information on these requirements is available in the Mid-Range Reference PICmicroTM Manual, (DS33023).
Figure 4-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT. Note: Additional information on the Timer0 module is available in the PICmicroTM MidRange Reference Manual, (DS33023).
4.2
Timer0 Interrupt
4.1
Timer0 Operation
Timer mode is selected by clearing the T0CS bit (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.
A Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module Interrupt Service Routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut-off during SLEEP.
FIGURE 4-1:
CLKOUT (= FOSC/4)
BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

Data Bus 0 1 1 SYNC 2 Cycles 0 0 8-bit Prescaler 1 8 Set Flag bit T0IF on Overflow TMR0 8
T0CKI pin T0SE
T0CS
PSA
PSA
PS0 - PS2 Watchdog Timer
1 WDT Time-out 0
WDTE Note 1: T0SE, T0CS, PSA, PS0-PS2 are bits in the Option register.
PSA
DS41190C-page 27
PIC12F629/675
4.3 Using Timer0 with an External Clock
a small RC delay of 20 ns) and low for at least 2TOSC (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. Note: The ANSEL (9Fh) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read 0. The ANSEL register is defined for the PIC12F675. When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2TOSC (and
REGISTER 4-1:
OPTION_REG OPTION REGISTER (ADDRESS: 81h)

R/W-1 GPPU bit 7 R/W-1 INTEDG R/W-1 T0CS R/W-1 T0SE R/W-1 PSA R/W-1 PS2 R/W-1 PS1 R/W-1 PS0 bit 0
bit 7
GPPU: GPIO Pull-up Enable bit 1 = GPIO pull-ups are disabled 0 = GPIO pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of GP2/INT pin 0 = Interrupt on falling edge of GP2/INT pin T0CS: TMR0 Clock Source Select bit 1 = Transition on GP2/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on GP2/T0CKI pin 0 = Increment on low-to-high transition on GP2/T0CKI pin PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the TIMER0 module PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate 000 001 010 011 100 101 110 111 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256 1:1 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64 1 : 128
bit 6
bit 5
bit 4
bit 3
bit 2-0
DS41190C-page 28
PIC12F629/675
4.4 Prescaler
EXAMPLE 4-1:
An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as prescaler throughout this Data Sheet. The prescaler assignment is controlled in software by the control bit PSA (OPTION_REG<3>). Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS2:PS0 bits (OPTION_REG<2:0>). The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.
CHANGING PRESCALER (TIMER0WDT)

;Bank 0 ;Clear WDT ;Clear TMR0 and ; prescaler ;Bank 1
bcf STATUS,RP0 clrwdt clrf TMR0 bsf STATUS,RP0
movlw b00101111 ;Required if desired movwf OPTION_REG ; PS2:PS0 is clrwdt ; 000 or 001 ; movlw b00101xxx ;Set postscaler to movwf OPTION_REG ; desired WDT rate bcf STATUS,RP0 ;Bank 0
4.4.1
SWITCHING PRESCALER ASSIGNMENT
The prescaler assignment is fully under software control (i.e., it can be changed on the fly during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 4-1) must be executed when changing the prescaler assignment from Timer0 to WDT.
To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 4-2. This precaution must be taken even if the WDT is disabled.
EXAMPLE 4-2:
clrwdt bsf movlw
CHANGING PRESCALER (WDTTIMER0)

;Clear WDT and ; postscaler ;Bank 1
STATUS,RP0
movwf bcf
bxxxx0xxx ;Select TMR0, ; prescale, and ; clock source OPTION_REG ; STATUS,RP0 ;Bank 0
TABLE 4-1:
Address
01h 0Bh/8Bh 81h 85h
REGISTERS ASSOCIATED WITH TIMER0

Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOD
xxxx xxxx INTE T0SE GPIE PSA T0IF PS2 INTF PS1 GPIF PS0 0000 0000 1111 1111
Value on all other RESETS

uuuu uuuu 0000 000u 1111 1111 --11 1111
TMR0 INTCON OPTION_REG TRISIO
Timer0 Module Register GIE GPPU PEIE INTEDG T0IE T0CS
TRISIO5 TRISIO4 TRISIO3 TRISIO2 TRISIO1 TRISIO0 --11 1111
Legend:
= Unimplemented locations, read as 0, u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.
DS41190C-page 29
PIC12F629/675
5.0 TIMER1 MODULE WITH GATE CONTROL
The Timer1 Control register (T1CON), shown in Register 5-1, is used to enable/disable Timer1 and select the various features of the Timer1 module. Note: Additional information on timer modules is available in the PICmicroTM Mid-Range Reference Manual, (DS33023).
The PIC12F629/675 devices have a 16-bit timer. Figure 5-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features: 16-bit timer/counter (TMR1H:TMR1L) Readable and writable Internal or external clock selection Synchronous or asynchronous operation Interrupt on overflow from FFFFh to 0000h Wake-up upon overflow (Asynchronous mode) Optional external enable input (T1G) Optional LP oscillator
FIGURE 5-1:
TIMER1 BLOCK DIAGRAM

TMR1ON TMR1GE TMR1ON TMR1GE T1G
Set Flag bit TMR1IF on Overflow TMR1 0 TMR1H TMR1L 1 LP Oscillator OSC1 FOSC/4 Internal Clock 1 Prescaler 1, 2, 4, 8 0 2 T1CKPS<1:0> TMR1CS T1SYNC
Synchronized Clock Input
Synchronize Detect SLEEP Input
OSC2 INTOSC w/o CLKOUT T1OSCEN LP
DS41190C-page 30
PIC12F629/675
5.1 Timer1 Modes of Operation 5.2 Timer1 Interrupt
Timer1 can operate in one of three modes: 16-bit timer with prescaler 16-bit synchronous counter 16-bit asynchronous counter In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously. In Counter and Timer modules, the counter/timer clock can be gated by the T1G input. If an external clock oscillator is needed (and the microcontroller is using the INTOSC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source. Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge. The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit (PIR1<0>) is set. To enable the interrupt on rollover, you must set these bits: Timer1 interrupt Enable bit (PIE1<0>) PEIE bit (INTCON<6>) GIE bit (INTCON<7>). The interrupt is cleared by clearing the TMR1IF in the Interrupt Service Routine. Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.
5.3
Timer1 Prescaler
Timer1 has four prescaler options allowing 1, 2, 4, or 8 divisions of the clock input. The T1CKPS bits (T1CON<5:4>) control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.
FIGURE 5-2:
T1CKI = 1 when TMR1 Enabled
TIMER1 INCREMENTING EDGE
T1CKI = 0 when TMR1 Enabled Note 1: Arrows indicate counter increments. 2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.
DS41190C-page 31
PIC12F629/675
REGISTER 5-1: T1CON TIMER1 CONTROL REGISTER (ADDRESS: 10h)
U-0 bit 7 bit 7 bit 6 Unimplemented: Read as 0 TMR1GE: Timer1 Gate Enable bit If TMR1ON = 0: This bit is ignored If TMR1ON = 1: 1 = Timer1 is on if T1G pin is low 0 = Timer1 is on T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale Value 10 = 1:4 Prescale Value 01 = 1:2 Prescale Value 00 = 1:1 Prescale Value T1OSCEN: LP Oscillator Enable Control bit If INTOSC without CLKOUT oscillator is active: 1 = LP oscillator is enabled for Timer1 clock 0 = LP oscillator is off Else: This bit is ignored T1SYNC: Timer1 External Clock Input Synchronization Control bit TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock. TMR1CS: Timer1 Clock Source Select bit 1 = External clock from T1OSO/T1CKI pin (on the rising edge) 0 = Internal clock (FOSC/4) TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 T1SYNC R/W-0 TMR1CS R/W-0 TMR1ON bit 0
TMR1GE T1CKPS1 T1CKPS0 T1OSCEN
bit 5-4
bit 3
bit 2
bit 1
bit 0
DS41190C-page 32
PIC12F629/675
5.4 Timer1 Operation in Asynchronous Counter Mode 5.5 Timer1 Oscillator
If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 5.4.1). Note: The ANSEL (9Fh) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read 0. The ANSEL register is defined for the PIC12F675. READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE A crystal oscillator circuit is built-in between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 37 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 9-2 shows the capacitor selection for the Timer1 oscillator. The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the system clock is derived from the internal oscillator. As with the system LP oscillator, the user must provide a software time delay to ensure proper oscillator start-up While enabled, TRISIO4 and TRISIO5 are set. GP4 and GP5 read 0 and TRISIO4 and TRISIO5 are read 1. Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.
5.4.1
Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads. For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register. Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PICmicro Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.
5.6
Timer1 Operation During SLEEP
Timer1 can only operate during SLEEP when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To setup the timer to wake the device: Timer1 must be on (T1CON<0>) TMR1IE bit (PIE1<0>) must be set PEIE bit (INTCON<6>) must be set The device will wake-up on an overflow. If the GIE bit (INTCON<7>) is set, the device will wake-up and jump to the Interrupt Service Routine on an overflow.
TABLE 5-1:
Address Name
REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Bit 7 GIE EEIF Bit 6 PEIE ADIF Bit 5 T0IE Bit 4 INTE Bit 3 GPIE CMIF Bit 2 T0IF Bit 1 INTF Bit 0 GPIF Value on POR, BOD Value on all other RESETS
0Bh/8Bh INTCON 0Ch 0Eh 0Fh 10h 8Ch Legend: PIR1 TMR1L TMR1H T1CON PIE1
0000 0000 0000 000u xxxx xxxx uuuu uuuu xxxx xxxx uuuu uuuu
TMR1IF 00-- 0--0 00-- 0--0
Holding Register for the Least Significant Byte of the 16-bit TMR1 Register Holding Register for the Most Significant Byte of the 16-bit TMR1 Register EEIE ADIE CMIE
TMR1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON -000 0000 -uuu uuuu TMR1IE 00-- 0--0 00-- 0--0
x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.
DS41190C-page 33
PIC12F629/675
NOTES:
DS41190C-page 34
PIC12F629/675
6.0 COMPARATOR MODULE
The PIC12F629/675 devices have one analog comparator. The inputs to the comparator are multiplexed with the GP0 and GP1 pins. There is an on-chip Comparator Voltage Reference that can also be applied to an input of the comparator. In addition, GP2 can be configured as the comparator output. The Comparator Control Register (CMCON), shown in Register 6-1, contains the bits to control the comparator.
REGISTER 6-1:
CMCON COMPARATOR CONTROL REGISTER (ADDRESS: 19h)

U-0 bit 7 R-0 COUT U-0 R/W-0 CINV R/W-0 CIS R/W-0 CM2 R/W-0 CM1 R/W-0 CM0 bit 0
bit 7 bit 6
Unimplemented: Read as 0 COUT: Comparator Output bit When CINV = 0: 1 = VIN+ > VIN0 = VIN+ < VINWhen CINV = 1: 1 = VIN+ < VIN0 = VIN+ > VINUnimplemented: Read as 0 CINV: Comparator Output Inversion bit 1 = Output inverted 0 = Output not inverted CIS: Comparator Input Switch bit When CM2:CM0 = 110 or 101: 1 = VIN- connects to CIN+ 0 = VIN- connects to CINCM2:CM0: Comparator Mode bits Figure 6-2 shows the Comparator modes and CM2:CM0 bit settings Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
bit 5 bit 4
bit 3
bit 2-0
DS41190C-page 35
PIC12F629/675
6.1 Comparator Operation
TABLE 6-1:
A single comparator is shown in Figure 6-1, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 6-1 represent the uncertainty due to input offsets and response time. Note: To use CIN+ and CIN- pins as analog inputs, the appropriate bits must be programmed in the CMCON (19h) register.
OUTPUT STATE VS. INPUT CONDITIONS

CINV 0 0 1 1 COUT 0 1 1 0
Input Conditions VIN- > VIN+ VIN- < VIN+ VIN- > VIN+ VIN- < VIN+
FIGURE 6-1:
VIN+ VIN-
SINGLE COMPARATOR
+ Output
The polarity of the comparator output can be inverted by setting the CINV bit (CMCON<4>). Clearing CINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 6-1.
VINVIN+
Output Note: CINV bit (CMCON<4>) is clear.
DS41190C-page 36
PIC12F629/675
6.2 Comparator Configuration
There are eight modes of operation for the comparator. The CMCON register, shown in Register 6-1, is used to select the mode. Figure 6-2 shows the eight possible modes. The TRISIO register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for a specified period of time. Refer to the specifications in Section 12.0. Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.
FIGURE 6-2:
CM2:CM0 = 000
COMPARATOR I/O OPERATING MODES

Comparator Off (Lowest power) CM2:CM0 = 111
Comparator Reset (POR Default Value - low power)
GP1/CINGP0/CIN+ GP2/COUT
A A D Off (Read as '0')
D D D Off (Read as '0')
Comparator without Output CM2:CM0 = 010
Comparator w/o Output and with Internal Reference CM2:CM0 = 100
A A D COUT
A D D From CVREF Module COUT
Comparator with Output and Internal Reference CM2:CM0 = 011
Multiplexed Input with Internal Reference and Output CM2:CM0 = 101
A D D From CVREF Module COUT
A A D From CVREF Module CIS = 0 CIS = 1 COUT
Comparator with Output CM2:CM0 = 001
Multiplexed Input with Internal Reference CM2:CM0 = 110
A A D COUT
A A D From CVREF Module CIS = 0 CIS = 1 COUT
A = Analog Input, ports always reads 0 D = Digital Input CIS = Comparator Input Switch (CMCON<3>)
DS41190C-page 37
PIC12F629/675
6.3 Analog Input Connection Considerations
A simplified circuit for an analog input is shown in Figure 6-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup may occur. A maximum source impedance of 10 k is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.
FIGURE 6-3:
ANALOG INPUT MODE

VDD Rs < 10K AIN VT = 0.6V RIC
VA
CPIN 5 pF
VT = 0.6V
Leakage 500 nA
Vss Legend: CPIN VT ILEAKAGE RIC RS VA = Input Capacitance = Threshold Voltage = Leakage Current at the pin due to Various Junctions = Interconnect Resistance = Source Impedance = Analog Voltage The TRISIO<2> bit functions as an output enable/ disable for the GP2 pin while the comparator is in an Output mode. Note 1: When reading the GPIO register, all pins configured as analog inputs will read as a 0. Pins configured as digital inputs will convert an analog input according to the TTL input specification. 2: Analog levels on any pin that is defined as a digital input, may cause the input buffer to consume more current than is specified.
6.4
Comparator Output
The comparator output, COUT, is read through the CMCON register. This bit is read only. The comparator output may also be directly output to the GP2 pin in three of the eight possible modes, as shown in Figure 6-2. When in one of these modes, the output on GP2 is asynchronous to the internal clock. Figure 6-4 shows the comparator output block diagram.
FIGURE 6-4:
MODIFIED COMPARATOR OUTPUT BLOCK DIAGRAM

GP0/CIN+
To GP2/T0CKI pin To Data Bus RD CMCON Q D EN CINV
GP1/CINCVREF
CM2:CM0
Set CMIF bit
D EN RESET RD CMCON
DS41190C-page 38
PIC12F629/675
6.5 Comparator Reference
The following equations determine the output voltages: VRR = 1 (low range): CVREF = (VR3:VR0 / 24) x VDD VRR = 0 (high range): CVREF = (VDD / 4) + (VR3:VR0 x VDD / 32) The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The internal reference signal is used for four of the eight Comparator modes. The VRCON register, Register 6-2, controls the voltage reference module shown in Figure 6-5.
6.5.2
VOLTAGE REFERENCE ACCURACY/ERROR
6.5.1
CONFIGURING THE VOLTAGE REFERENCE
The voltage reference can output 32 distinct voltage levels, 16 in a high range and 16 in a low range.
The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 6-5) keep CVREF from approaching VSS or VDD. The Voltage Reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in Section 12.0.
FIGURE 6-5:
COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

16 Stages 8R R R R R
VDD 8R 16-1 Analog MUX VREN CVREF to Comparator Input VRR
VR3:VR0
6.6
Comparator Response Time
Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 12-7).
While the comparator is enabled during SLEEP, an interrupt will wake-up the device. If the device wakes up from SLEEP, the contents of the CMCON and VRCON registers are not affected.
6.8
Effects of a RESET
6.7
Operation During SLEEP
Both the comparator and voltage reference, if enabled before entering SLEEP mode, remain active during SLEEP. This results in higher SLEEP currents than shown in the power-down specifications. The additional current consumed by the comparator and the voltage reference is shown separately in the specifications. To minimize power consumption while in SLEEP mode, turn off the comparator, CM2:CM0 = 111, and voltage reference, VRCON<7> = 0.
A device RESET forces the CMCON and VRCON registers to their RESET states. This forces the comparator module to be in the Comparator Reset mode, CM2:CM0 = 000 and the voltage reference to its off state. Thus, all potential inputs are analog inputs with the comparator and voltage reference disabled to consume the smallest current possible.
DS41190C-page 39
PIC12F629/675
REGISTER 6-2: VRCON VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)
R/W-0 VREN bit 7 bit 7 VREN: CVREF Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down, no IDD drain Unimplemented: Read as '0' VRR: CVREF Range Selection bit 1 = Low range 0 = High range Unimplemented: Read as '0' VR3:VR0: CVREF value selection 0 VR [3:0] 15 When VRR = 1: CVREF = (VR3:VR0 / 24) * VDD When VRR = 0: CVREF = VDD/4 + (VR3:VR0 / 32) * VDD Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown U-0 R/W-0 VRR R/W-0 R/W-0 VR3 R/W-0 VR2 R/W-0 VR1 R/W-0 VR0 bit 0
bit 6 bit 5
bit 4 bit 3-0
6.9
Comparator Interrupts
The comparator interrupt flag is set whenever there is a change in the output value of the comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<6>, to determine the actual change that has occurred. The CMIF bit, PIR1<3>, is the comparator interrupt flag. This bit must be reset in software by clearing it to 0. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated. The CMIE bit (PIE1<3>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.
The user, in the Interrupt Service Routine, can clear the interrupt in the following manner: a) b) Any read or write of CMCON. This will end the mismatch condition. Clear flag bit CMIF.
A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared. Note: If a change in the CMCON register (COUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<3>) interrupt flag may not get set.
TABLE 6-2:
Address 0Bh/8Bh 0Ch 19h 8Ch 85h 99h Legend:
REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Bit 7 GIE EEIF EEIE VREN Bit 6 PEIE ADIF COUT ADIE Bit 5 T0IE Bit 4 INTE CINV Bit 3 GPIE CMIF CIS CMIE Bit 2 T0IF CM2 Bit 1 INTF CM1 Bit 0 GPIF TMR1IF CM0 TMR1IE Value on POR, BOD 0000 0000 00-- 0--0 -0-0 0000 00-- 0--0 --11 1111 0-0- 0000 Value on all other RESETS 0000 000u 00-- 0--0 -0-0 0000 00-- 0--0 --11 1111 0-0- 0000
Name INTCON PIR1 CMCON PIE1 TRISIO VRCON
TRISIO5 TRISIO4 TRISIO3 TRISIO2 TRISIO1 TRISIO0 VRR VR3 VR2 VR1 VR0
x = unknown, u = unchanged, - = unimplemented, read as 0. Shaded cells are not used by the comparator module.
DS41190C-page 40
PIC12F629/675
7.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE (PIC12F675 ONLY)
The output of the sample and hold is connected to the input of the converter. The converter generates a binary result via successive approximation and stores the result in a 10-bit register. The voltage reference used in the conversion is software selectable to either VDD or a voltage applied by the VREF pin. Figure 7-1 shows the block diagram of the A/D on the PIC12F675.
The analog-to-digital converter (A/D) allows conversion of an analog input signal to a 10-bit binary representation of that signal. The PIC12F675 has four analog inputs, multiplexed into one sample and hold circuit.
FIGURE 7-1:
A/D BLOCK DIAGRAM

VDD
VCFG = 0
VREF
VCFG = 1
GP0/AN0 GP1/AN1/VREF GP2/AN2 GP4/AN3 GO/DONE ADFM CHS1:CHS0 ADON ADRESH VSS 10 ADRESL ADC 10
7.1
A/D Configuration and Operation
There are two registers available to control the functionality of the A/D module: 1. 2. ADCON0 (Register 7-1) ANSEL (Register 7-2)
controls the voltage reference selection. If VCFG is set, then the voltage on the VREF pin is the reference; otherwise, VDD is the reference.
7.1.4
CONVERSION CLOCK
7.1.1
ANALOG PORT PINS
The ANS3:ANS0 bits (ANSEL<3:0>) and the TRISIO bits control the operation of the A/D port pins. Set the corresponding TRISIO bits to set the pin output driver to its high impedance state. Likewise, set the corresponding ANS bit to disable the digital input buffer. Note: Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.
The A/D conversion cycle requires 11 TAD. The source of the conversion clock is software selectable via the ADCS bits (ANSEL<6:4>). There are seven possible clock options: FOSC/2 FOSC/4 FOSC/8 FOSC/16 FOSC/32 FOSC/64 FRC (dedicated internal RC oscillator)
7.1.2
CHANNEL SELECTION
There are four analog channels on the PIC12F675, AN0 through AN3. The CHS1:CHS0 bits (ADCON0<3:2>) control which channel is connected to the sample and hold circuit.
For correct conversion, the A/D conversion clock (1/TAD) must be selected to ensure a minimum TAD of 1.6 s. Table 7-1 shows a few TAD calculations for selected frequencies.
7.1.3
VOLTAGE REFERENCE
There are two options for the voltage reference to the A/D converter: either VDD is used, or an analog voltage applied to VREF is used. The VCFG bit (ADCON0<6>)
DS41190C-page 41
PIC12F629/675
TABLE 7-1: TAD vs. DEVICE OPERATING FREQUENCIES
Device Frequency A/D Clock Source (TAD) Operation ADCS2:ADCS0 20 MHz 5 MHz 4 MHz 1.25 MHz 2 TOSC 000 100 ns(2) 400 ns(2) 500 ns(2) 1.6 s 4 TOSC 100 200 ns(2) 800 ns(2) 1.0 s(2) 3.2 s 8 TOSC 001 400 ns(2) 1.6 s 2.0 s 6.4 s (2) 16 TOSC 101 800 ns 3.2 s 4.0 s 12.8 s(3) (3) 32 TOSC 010 1.6 s 6.4 s 8.0 s 25.6 s(3) (3) (3) 64 TOSC 110 3.2 s 12.8 s 16.0 s 51.2 s(3) A/D RC x11 2 - 6 s(1,4) 2 - 6 s(1,4) 2 - 6 s(1,4) 2 - 6 s(1,4) Legend: Shaded cells are outside of recommended range. Note 1: The A/D RC source has a typical TAD time of 4 s for VDD > 3.0V. 2: These values violate the minimum required TAD time. 3: For faster conversion times, the selection of another clock source is recommended. 4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the conversion will be performed during SLEEP.
7.1.5
STARTING A CONVERSION
The A/D conversion is initiated by setting the GO/DONE bit (ADCON0<1>). When the conversion is complete, the A/D module: Clears the GO/DONE bit Sets the ADIF flag (PIR1<6>) Generates an interrupt (if enabled). If the conversion must be aborted, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete A/D conversion sample. Instead, the ADRESH:ADRESL registers will retain the value of the
previous conversion. After an aborted conversion, a 2 TAD delay is required before another acquisition can be initiated. Following the delay, an input acquisition is automatically started on the selected channel. Note: The GO/DONE bit should not be set in the same instruction that turns on the A/D.
7.1.6
CONVERSION OUTPUT
The A/D conversion can be supplied in two formats: left or right shifted. The ADFM bit (ADCON0<7>) controls the output format. Figure 7-2 shows the output formats.
FIGURE 7-2:
10-BIT A/D RESULT FORMAT

ADRESH ADRESL LSB Bit 0 Bit 7 Bit 0
(ADFM = 0)
MSB Bit 7
10-bit A/D Result (ADFM = 1) Bit 7 MSB Bit 0 Bit 7
Unimplemented: Read as 0 LSB Bit 0
Unimplemented: Read as 0
10-bit A/D Result
DS41190C-page 42
PIC12F629/675
REGISTER 7-1: ADCON0 A/D CONTROL REGISTER (ADDRESS: 1Fh)
R/W-0 ADFM bit 7 bit 7 ADFM: A/D Result Formed Select bit 1 = Right justified 0 = Left justified VCFG: Voltage Reference bit 1 = VREF pin 0 = VDD Unimplemented: Read as zero CHS1:CHS0: Analog Channel Select bits 00 = Channel 00 (AN0) 01 = Channel 01 (AN1) 10 = Channel 02 (AN2) 11 = Channel 03 (AN3) GO/DONE: A/D Conversion Status bit 1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed. 0 = A/D conversion completed/not in progress ADON: A/D Conversion STATUS bit 1 = A/D converter module is operating 0 = A/D converter is shut-off and consumes no operating current Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R/W-0 VCFG U-0 U-0 R/W-0 CHS1 R/W-0 CHS0 R/W-0 GO/DONE R/W-0 ADON bit 0
bit 6
bit 5-4 bit 3-2
bit 1
bit 0
DS41190C-page 43
PIC12F629/675
REGISTER 7-2: ANSEL ANALOG SELECT REGISTER (ADDRESS: 9Fh)
U-0 bit 7 bit 7 bit 6-4 Unimplemented: Read as 0. ADCS<2:0>: A/D Conversion Clock Select bits 000 = FOSC/2 001 = FOSC/8 010 = FOSC/32 x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max) 100 = FOSC/4 101 = FOSC/16 110 = FOSC/64 ANS3:ANS0: Analog Select bits (Between analog or digital function on pins AN<3:0>, respectively.) 1 = Analog input; pin is assigned as analog input(1) 0 = Digital I/O; pin is assigned to port or special function Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change. The corresponding TRISIO bit must be set to Input mode in order to allow external control of the voltage on the pin. Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown R/W-0 ADCS2 R/W-0 ADCS1 R/W-0 ADCS0 R/W-1 ANS3 R/W-1 ANS2 R/W-1 ANS1 R/W-1 ANS0 bit 0
bit 3-0
DS41190C-page 44
PIC12F629/675
7.2 A/D Acquisition Requirements
For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 7-3. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), see Figure 7-3. The maximum recommended impedance for analog sources is 10 k. As the impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 7-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution. To calculate the minimum acquisition time, TACQ, see the PICmicro Mid-Range Reference Manual (DS33023).
EQUATION 7-1:
TACQ
ACQUISITION TIME
= Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient = = = = = = = TAMP + TC + TCOFF 2s + TC + [(Temperature -25C)(0.05s/C)] CHOLD (RIC + RSS + RS) In(1/2047) - 120pF (1k + 7k + 10k) In(0.0004885) 16.47s 2s + 16.47s + [(50C -25C)(0.05s/C) 19.72s
TC
TACQ
Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out. 2: The charge holding capacitor (CHOLD) is not discharged after each conversion. 3: The maximum recommended impedance for analog sources is 10 k. This is required to meet the pin leakage specification.
FIGURE 7-3:
ANALOG INPUT MODEL

VDD RS VA ANx CPIN 5 pF VT = 0.6V Sampling Switch RIC 1K SS RSS I LEAKAGE 500 nA CHOLD = DAC capacitance = 120 pF VSS Legend CPIN = input capacitance VT = threshold voltage I LEAKAGE = leakage current at the pin due to various junctions RIC = interconnect resistance SS = sampling switch CHOLD = sample/hold capacitance (from DAC) 6V 5V VDD 4V 3V 2V 5 6 7 8 9 10 11 Sampling Switch (k)
VT = 0.6V
DS41190C-page 45
PIC12F629/675
7.3 A/D Operation During SLEEP
The A/D converter module can operate during SLEEP. This requires the A/D clock source to be set to the internal RC oscillator. When the RC clock source is selected, the A/D waits one instruction before starting the conversion. This allows the SLEEP instruction to be executed, thus eliminating much of the switching noise from the conversion. When the conversion is complete, the GO/DONE bit is cleared, and the result is loaded into the ADRESH:ADRESL registers. If the A/D interrupt is enabled, the device awakens from SLEEP. If the A/D interrupt is not enabled, the A/D module is turned off, although the ADON bit remains set. When the A/D clock source is something other than RC, a SLEEP instruction causes the present conversion to be aborted, and the A/D module is turned off. The ADON bit remains set.
7.4
Effects of RESET
A device RESET forces all registers to their RESET state. Thus the A/D module is turned off and any pending conversion is aborted. The ADRESH:ADRESL registers are unchanged.
TABLE 7-2:
Address 05h 0Ch 1Eh 1Fh 85h 8Ch 9Eh 9Fh Legend: Name GPIO PIR1 ADCON0 TRISIO PIE1 ADRESL ANSEL
SUMMARY OF A/D REGISTERS

Bit 7 GIE EEIF ADFM EEIE Bit 6 PEIE ADIF VCFG ADIE ADCS2 Bit 5 GPIO5 T0IE TRISIO5 ADCS1 Bit 4 GPIO4 INTE TRISIO4 ADCS0 Bit 3 GPIO3 GPIE CMIF CHS1 TRISIO3 CMIE ANS3 Bit 2 GPIO2 T0IF CHS0 ANS2 Bit 1 GPIO1 INTF GO ANS1 Bit 0 GPIO0 GPIF TMR1IF ADON TMR1IE ANS0 Value on: POR, BOD --xx xxxx 0000 0000 00-- 0--0 xxxx xxxx 00-- 0000 --11 1111 00-- 0--0 xxxx xxxx -000 1111 Value on all other RESETS --uu uuuu 0000 000u 00-- 0--0 uuuu uuuu 00-- 0000 --11 1111 00-- 0--0 uuuu uuuu -000 1111
0Bh, 8Bh INTCON
ADRESH Most Significant 8 bits of the Left Shifted A/D result or 2 bits of the Right Shifted Result TRISIO2 TRISIO1 TRISIO0
Least Significant 2 bits of the Left Shifted A/D Result or 8 bits of the Right Shifted Result
x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D converter module.
DS41190C-page 46
PIC12F629/675
8.0 DATA EEPROM MEMORY
The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory: EECON1 EECON2 (not a physically implemented register) EEDATA EEADR The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip to chip. Please refer to AC Specifications for exact limits. When the data memory is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory. Additional information on the Data EEPROM is available in the PICmicro Mid-Range Reference Manual, (DS33023).
EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC12F629/675 devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh.
REGISTER 8-1:
EEDAT EEPROM DATA REGISTER (ADDRESS: 9Ah)

R/W-0 EEDAT7 bit 7 R/W-0 EEDAT6 R/W-0 EEDAT5 R/W-0 EEDAT4 R/W-0 EEDAT3 R/W-0 R/W-0 R/W-0 EEDAT0 bit 0 EEDAT2 EEDAT1
bit 7-0
EEDATn: Byte value to write to or read from Data EEPROM Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
REGISTER 8-2:
EEADR EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

U-0 bit 7 R/W-0 EADR6 R/W-0 EADR5 R/W-0 EADR4 R/W-0 EADR3 R/W-0 EADR2 R/W-0 EADR1 R/W-0 EADR0 bit 0
bit 7 bit 6-0
Unimplemented: Should be set to '0' EEADR: Specifies one of 128 locations for EEPROM Read/Write Operation Legend: R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
DS41190C-page 47
PIC12F629/675
8.1 EEADR
The EEADR register can address up to a maximum of 128 bytes of data EEPROM. Only seven of the eight bits in the register (EEADR<6:0>) are required. The MSb (bit 7) is ignored. The upper bit should always be 0 to remain upward compatible with devices that have more data EEPROM memory. of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation. The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, following RESET, the user can check the WRERR bit, clear it, and rewrite the location. The data and address will be cleared, therefore, the EEDATA and EEADR registers will need to be reinitialized. Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software. EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the Data EEPROM write sequence.
8.2
EECON1 AND EECON2 REGISTERS
EECON1 is the control register with four low order bits physically implemented. The upper four bits are nonimplemented and read as '0's. Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion
REGISTER 8-3:
EECON1 EEPROM CONTROL REGISTER (ADDRESS: 9Ch)

U-0 bit 7 U-0 U-0 U-0 R/W-x WRERR R/W-0 WREN R/S-0 WR R/S-0 RD bit 0
bit 7-4 bit 3
Unimplemented: Read as 0 WRERR: EEPROM Error Flag bit 1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOD detect) 0 = The write operation completed WREN: EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the data EEPROM WR: Write Control bit 1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be set, not cleared, in software.) 0 = Write cycle to the data EEPROM is complete RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set, not cleared, in software.) 0 = Does not initiate an EEPROM read Legend: S = Bit can only be set R = Readable bit - n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown
bit 2
bit 1
bit 0
DS41190C-page 48
PIC12F629/675
8.3 READING THE EEPROM DATA MEMORY
After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit (PIR<7>) register must be cleared by software. To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>), as shown in Example 8-1. The data is available, in the very next cycle, in the EEDATA register. Therefore, it can be read in the next instruction. EEDATA holds this value until another read, or until it is written to by the user (during a write operation).
8.5
WRITE VERIFY
EXAMPLE 8-1:
bsf movlw movwf bsf movf
DATA EEPROM READ

;Bank 1 ; ;Address to read ;EE Read ;Move data to W
STATUS,RP0 CONFIG_ADDR EEADR EECON1,RD EEDATA,W
Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (see Example 8-3) to the desired value to be written.
EXAMPLE 8-3:
bcf : bsf movf bsf
WRITE VERIFY
;Bank 0 ;Any code ;Bank 1 READ ;EEDATA not changed ;from previous write ;YES, Read the ;value written ;Is data the same ;No, handle error ;Yes, continue
STATUS,RP0 STATUS,RP0 EEDATA,W EECON1,RD
8.4
WRITING TO THE EEPROM DATA MEMORY
To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 8-2.
xorwf EEDATA,W btfss STATUS,Z goto WRITE_ERR :
EXAMPLE 8-2:
bsf bsf bcf movlw movwf movlw movwf bsf bsf
DATA EEPROM WRITE

;Bank 1 ;Enable write ;Disable INTs ;Unlock write ; ; ; ;Start the write ;Enable INTS
8.5.1
USING THE DATA EEPROM
STATUS,RP0 EECON1,WREN INTCON,GIE 55h EECON2 AAh EECON2 EECON1,WR INTCON,GIE
The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM. Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.
The Data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specifications D120 or D120A. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in FLASH program memory.
Required Sequence
8.6
PROTECTION AGAINST SPURIOUS WRITE
There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write. The write initiate sequence and the WREN bit together help prevent an accidental write during: brown-out power glitch software malfunction
DS41190C-page 49
PIC12F629/675
8.7 DATA EEPROM OPERATION DURING CODE PROTECT
Data memory can be code protected by programming the CPD bit to 0. When the data memory is code protected, the CPU is able to read and write data to the Data EEPROM. It is recommended to code protect the program memory when code protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPs) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations to 0 will also help prevent data memory code protection from becoming breached.
TABLE 8-1:
Address 0Ch 9Ah 9Bh 9Ch 9Dh
REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

Name Bit 7 EEIF Bit 6 ADIF Bit 5 Bit 4 Bit 3 CMIF Bit 2 Bit 1 Bit 0 Value on POR, BOD Value on all other RESETS
PIR1 EEDATA EEADR EECON1
TMR1IF 00-- 0--0 00-- 0--0 0000 0000 0000 0000 -000 0000 -000 0000
EEPROM Data Register EEPROM Address Register WRERR WREN WR RD
---- x000 ---- q000 ---- ---- ---- ----
EECON2(1) EEPROM Control Register 2
Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by Data EEPROM module. Note 1: EECON2 is not a physical register.
DS41190C-page 50
PIC12F629/675
9.0 SPECIAL FEATURES OF THE CPU
The PIC12F629/675 has a Watchdog Timer that is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can provide at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry. The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through: External RESET Watchdog Timer wake-up An interrupt Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options (see Register 9-1).
Certain special circuits that deal with the needs of real time applications are what sets a microcontroller apart from other processors. The PIC12F629/675 family has a host of such features intended to: maximize system reliability minimize cost through elimination of external components provide power saving operating modes and offer code protection. These features are: Oscillator selection RESET - Power-on Reset (POR) - Power-up Timer (PWRT) - Oscillator Start-up Timer (OST) - Brown-out Detect (BOD) Interrupts Watchdog Timer (WDT) SLEEP Code protection ID Locations In-Circuit Serial Programming
DS41190C-page 51
PIC12F629/675
9.1 Configuration Bits
Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h - 3FFFh), which can be accessed only during programming. See PIC12F629/675 Programming Specification for more information. The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations, as shown in Register 9-1. These bits are mapped in program memory location 2007h.
REGISTER 9-1:
R/P-1 R/P-1 BG1 bit 13 BG0 U-0
CONFIG CONFIGURATION WORD (ADDRESS: 2007h)

U-0 U-0 R/P-1 CPD R/P-1 CP R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 BODEN MCLRE PWRTE WDTE F0SC2 F0SC1 F0SC0 bit 0
bit 13-12
bit 11-9 bit 8
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2-0
BG1:BG0: Bandgap Calibration bits for BOD and POR voltage(1) 00 = Lowest bandgap voltage 11 = Highest bandgap voltage Unimplemented: Read as 0 CPD: Data Code Protection bit(2) 1 = Data memory code protection is disabled 0 = Data memory code protection is enabled CP: Code Protection bit(3) 1 = Program Memory code protection is disabled 0 = Program Memory code protection is enabled BODEN: Brown-out Detect Enable bit(4) 1 = BOD enabled 0 = BOD disabled MCLRE: GP3/MCLR pin function select(5) 1 = GP3/MCLR pin function is MCLR 0 = GP3/MCLR pin function is digital I/O, MCLR internally tied to VDD PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled FOSC2:FOSC0: Oscillator Selection bits 111 = RC oscillator: CLKOUT function on GP4/OSC2/CLKOUT pin, RC on GP5/OSC1/CLKIN 110 = RC oscillator: I/O function on GP4/OSC2/CLKOUT pin, RC on GP5/OSC1/CLKIN 101 = INTOSC oscillator: CLKOUT function on GP4/OSC2/CLKOUT pin, I/O function on GP5/OSC1/CLKIN 100 = INTOSC oscillator: I/O function on GP4/OSC2/CLKOUT pin, I/O function on GP5/OSC1/CLKIN 011 = EC: I/O function on GP4/OSC2/CLKOUT pin, CLKIN on GP5/OSC1/CLKIN 010 = HS oscillator: High speed crystal/resonator on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 001 = XT oscillator: Crystal/resonator on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN 000 = LP oscillator: Low power crystal on GP4/OSC2/CLKOUT and GP5/OSC1/CLKIN Note 1: The Bandgap Calibration bits are factory programmed and must be read and saved prior to erasing the device as specified in the PIC12F629/675 Programming Specification. These bits are reflected in an export of the configuration word. Microchip Development Tools maintain all calibration bits to factory settings. 2: The entire data EEPROM will be erased when the code protection is turned off. 3: The entire program memory will be erased, including OSCCAL value, when the code protection is turned off. 4: Enabling Brown-out Detect does not automatically enable Power-up Timer. 5: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled. Legend: P = Programmed using ICSP R = Readable bit -n = Value at POR
W = Writable bit 1 = bit is set
U = Unimplemented bit, read as 0 0 = bit is cleared x = bit is unknown

DS41190C-page 52
PIC12F629/675
9.2
9.2.1
Oscillator Configurations
OSCILLATOR TYPES
FIGURE 9-2:
The PIC12F629/675 can be operated in eight different oscillator option modes. The user can program three configuration bits (FOSC2 through FOSC0) to select one of these eight modes: LP Low Power Crystal XT Crystal/Resonator HS High Speed Crystal/Resonator RC External Resistor/Capacitor (2 modes) INTOSC Internal Oscillator (2 modes) EC External Clock In Note: Additional information on oscillator configurations is available in the PICmicroTM Mid-Range Reference Manual, (DS33023).
EXTERNAL CLOCK INPUT OPERATION (HS, XT, EC, OR LP OSC CONFIGURATION)
Clock from External System Open
OSC1 PIC12F629/675 OSC2(1)
Note 1: Functions as GP4 in EC Osc mode.
TABLE 9-1:
CAPACITOR SELECTION FOR CERAMIC RESONATORS

Ranges Characterized:
Mode XT
Freq 455 kHz 2.0 MHz 4.0 MHz 8.0 MHz 16.0 MHz
OSC1(C1) 68 - 100 pF 15 - 68 pF 15 - 68 pF 10 - 68 pF 10 - 22 pF
OSC2(C2) 68 - 100 pF 15 - 68 pF 15 - 68 pF 10 - 68 pF 10 - 22 pF
9.2.2
CRYSTAL OSCILLATOR / CERAMIC RESONATORS
In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (see Figure 9-1). The PIC12F629/675 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may yield a frequency outside of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (see Figure 9-2).
HS
FIGURE 9-1:
CRYSTAL OPERATION (OR CERAMIC RESONATOR) HS, XT OR LP OSC CONFIGURATION

OSC1 To Internal Logic XTAL OSC2 RF
(3)
Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.
TABLE 9-2:
Mode LP XT
CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Freq OSC1(C1) 68 - 100 pF 68 - 150 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF OSC2(C2) 68 - 100 pF 150 - 200 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF 15 - 30 pF
C1(1)
32 kHz 100 kHz 2 MHz 4 MHz 8 MHz 10 MHz 20 MHz
SLEEP
C2(1) Note 1: 2: 3:
RS(2)
HS
PIC12F629/675
See Table 9-1 and Table 9-2 for recommended values of C1 and C2. A series resistor may be required for AT strip cut crystals. RF varies with the Oscillator mode selected (Approx. value = 10 M).
Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
DS41190C-page 53
PIC12F629/675
9.2.3 EXTERNAL CLOCK IN 9.2.5 INTERNAL 4 MHZ OSCILLATOR
For applications where a clock is already available elsewhere, users may directly drive the PIC12F629/ 675 provided that this external clock source meets the AC/DC timing requirements listed in Section 12.0. Figure 9-2 shows how an external clock circuit should be configured. When calibrated, the internal oscillator provides a fixed 4 MHz (nominal) system clock. See Electrical Specifications, Section 12.0, for information on variation over voltage and temperature. Two options are available for this Oscillator mode which allow GP4 to be used as a general purpose I/O or to output FOSC/4.
9.2.4
RC OSCILLATOR
For applications where precise timing is not a requirement, the RC oscillator option is available. The operation and functionality of the RC oscillator is dependent upon a number of variables. The RC oscillator frequency is a function of: Supply voltage Resistor (REXT) and capacitor (CEXT) values Operating temperature. The oscillator frequency will vary from unit to unit due to normal process parameter variation. The difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to account for the tolerance of the external R and C components. Figure 9-3 shows how the R/C combination is connected. Two options are available for this Oscillator mode which allow GP4 to be used as a general purpose I/O or to output FOSC/4.
9.2.5.1
Calibrating the Internal Oscillator
A calibration instruction is programmed into the last location of program memory. This instruction is a RETLW XX, where the literal is the calibration value. The literal is placed in the OSCCAL register to set the calibration of the internal oscillator. Example 9-1 demonstrates how to calibrate the internal oscillator. For best operation, decouple (with capacitance) VDD and VSS as close to the device as possible. Note: Erasing the device will also erase the preprogrammed internal calibration value for the internal oscillator. The calibration value must be saved prior to erasing part as specified in the PIC12F629/675 Programming specification. Microchip Development Tools maintain all calibration bits to factory settings.
EXAMPLE 9-1:
bsf call movwf bcf
CALIBRATING THE INTERNAL OSCILLATOR

;Bank 1 ;Get the cal value ;Calibrate ;Bank 0
FIGURE 9-3:
VDD REXT
RC OSCILLATOR MODE
STATUS, RP0 3FFh OSCCAL STATUS, RP0
PIC12F629/675 GP5/OSC1/ CLKIN Internal Clock
9.2.6
CLKOUT
CEXT VSS FOSC/4 GP4/OSC2/CLKOUT
The PIC12F629/675 devices can be configured to provide a clock out signal in the INTOSC and RC oscillator modes. When configured, the oscillator frequency divided by four (FOSC/4) is output on the GP4/OSC2/CLKOUT pin. FOSC/4 can be used for test purposes or to synchronize other logic.
DS41190C-page 54
PIC12F629/675
9.3 RESET
The PIC12F629/675 differentiates between various kinds of RESET: a) b) c) d) e) f) Power-on Reset (POR) WDT Reset during normal operation WDT Reset during SLEEP MCLR Reset during normal operation MCLR Reset during SLEEP Brown-out Detect (BOD) They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different RESET situations as indicated in Table 9-4. These bits are used in software to determine the nature of the RESET. See Table 9-7 for a full description of RESET states of all registers. A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 9-4. The MCLR Reset path has a noise filter to detect and ignore small pulses. See Table 12-4 in Electrical Specifications Section for pulse width specification.
Some registers are not affected in any RESET condition; their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a RESET state on: Power-on Reset MCLR Reset WDT Reset WDT Reset during SLEEP Brown-out Detect (BOD) Reset
FIGURE 9-4:
SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

External Reset
MCLR/ VPP pin WDT Module VDD Rise Detect VDD Brown-out Detect WDT
SLEEP
Time-out Reset
Power-on Reset S Q
BODEN OST/PWRT OST 10-bit Ripple Counter OSC1/ CLKIN pin On-chip(1) RC OSC PWRT 10-bit Ripple Counter
Chip_Reset R Q
Enable PWRT Enable OST
See Table 9-3 for time-out situations.
Note
1:
This is a separate oscillator from the INTOSC/EC oscillator.
DS41190C-page 55
PIC12F629/675
9.3.1
MCLR PIC12F629/675 devices have a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses. It should be noted that a WDT Reset does not drive MCLR pin low. The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 9-5, is suggested. An internal MCLR option is enabled by setting the MCLRE bit in the configuration word. When enabled, MCLR is internally tied to VDD. No internal pull-up option is available for the MCLR pin. For additional information, refer to Application Note AN607 Power-up Trouble Shooting.
9.3.3
POWER-UP TIMER (PWRT)
The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Detect. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Detect is enabled. The Power-up Time delay will vary from chip to chip and due to: VDD variation Temperature variation Process variation. See DC parameters for details (Section 12.0).
FIGURE 9-5:
VDD
RECOMMENDED MCLR CIRCUIT

PIC12F629/675
9.3.4
OSCILLATOR START-UP TIMER (OST)
R1 1 k (or greater) MCLR C1 0.1 f (optional, not critical)
The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized. The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.
9.3.2
POWER-ON RESET (POR)
The on-chip POR circuit holds the chip in RESET until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details (see Section 12.0). If the BOD is enabled, the maximum rise time specification does not apply. The BOD circuitry will keep the device in RESET until VDD reaches VBOD (see Section 9.3.5). Note: The POR circuit does not produce an internal RESET when VDD declines.
When the device starts normal operation (exits the RESET condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.
DS41190C-page 56
PIC12F629/675
9.3.5 BROWN-OUT DETECT (BOD)
The PIC12F629/675 members have on-chip Brown-out Detect circuitry. A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Detect circuitry. If VDD falls below VBOD for greater than parameter (TBOD) in Table 12-4 (see Section 12.0), the Brown-out situation will reset the device. This will occur regardless of VDD slew-rate. A RESET is not guaranteed to occur if VDD falls below VBOD for less than parameter (TBOD). On any RESET (Power-on, Brown-out, Watchdog, etc.), the chip will remain in RESET until VDD rises above BVDD (see Figure 9-6). The Power-up Timer will now be invoked, if enabled, and will keep the chip in RESET an additional 72 ms. Note: A Brown-out Detect does not enable the Power-up Timer if the PWRTE bit in the configuration word is set.
If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Detect and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms RESET.
FIGURE 9-6:
VDD
BROWN-OUT SITUATIONS
VBOD
Internal RESET
72 ms(1)
VDD
VBOD
Internal RESET
<72 ms
72 ms(1)
VDD
VBOD
Internal RESET
72 ms(1)
Note 1: 72 ms delay only if PWRTE bit is programmed to 0.
9.3.6
TIME-OUT SEQUENCE
9.3.7
On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in EC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 9-7, Figure 9-8 and Figure 9-9 depict timeout sequences. Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (see Figure 9-8). This is useful for testing purposes or to synchronize more than one PIC12F629/675 device operating in parallel. Table 9-6 shows the RESET conditions for some special registers, while Table 9-7 shows the RESET conditions for all the registers.
POWER CONTROL (PCON) STATUS REGISTER

register, PCON
The power CONTROL/STATUS (address 8Eh) has two bits.
Bit0 is BOD (Brown-out). BOD is unknown on Poweron Reset. It must then be set by the user and checked on subsequent RESETS to see if BOD = 0, indicating that a brown-out has occurred. The BOD STATUS bit is a dont care and is not necessarily predictable if the brown-out circuit is disabled (by setting BODEN bit = 0 in the Configuration word). Bit1 is POR (Power-on Reset). It is a 0 on Power-on Reset and unaffected otherwise. The user must write a 1 to this bit following a Power-on Reset. On a subsequent RESET, if POR is 0, it will indicate that a Power-on Reset must have occurred (i.e., VDD may have gone too low).
DS41190C-page 57
PIC12F629/675
TABLE 9-3: TIME-OUT IN VARIOUS SITUATIONS
Power-up Oscillator Configuration PWRTE = 0 XT, HS, LP RC, EC, INTOSC TPWRT + 1024TOSC TPWRT PWRTE = 1 1024TOSC PWRTE = 0 TPWRT + 1024TOSC TPWRT PWRTE = 1 1024TOSC Brown-out Detect Wake-up from SLEEP 1024TOSC
TABLE 9-4:
POR 0 1 u u u u
STATUS/PCON BITS AND THEIR SIGNIFICANCE

BOD u 0 u u u u TO 1 1 0 0 u 1 PD 1 1 u 0 u 0 Power-on Reset Brown-out Detect WDT Reset WDT Wake-up MCLR Reset during normal operation MCLR Reset during SLEEP
Legend: u = unchanged, x = unknown
TABLE 9-5:
Address 03h 8Eh
SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT

Bit 7 IRP Bit 6 RP1 Bit 5 RPO Bit 4 TO Bit 3 PD Bit 2 Z Bit 1 DC POR Bit 0 C BOD Value on POR, BOD Value on all other RESETS(1)
Name STATUS PCON
0001 1xxx 000q quuu ---- --0x ---- --uq
Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as 0, q = value depends on condition. Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Detect and Watchdog Timer Reset during normal operation.
TABLE 9-6:
INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition Program Counter 000h 000h 000h 000h PC + 1 000h PC + 1(1) STATUS Register 0001 1xxx 000u uuuu 0001 0uuu 0000 uuuu uuu0 0uuu 0001 1uuu uuu1 0uuu PCON Register ---- --0x ---- --uu ---- --uu ---- --uu ---- --uu ---- --10 ---- --uu
Power-on Reset MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset WDT Wake-up Brown-out Detect Interrupt Wake-up from SLEEP
Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as 0. Note 1: When the wake-up is due to an interrupt and global enable bit GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.
DS41190C-page 58
PIC12F629/675
TABLE 9-7: INITIALIZATION CONDITION FOR REGISTERS
Power-on Reset MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset Brown-out Detect(1) uuuu uuuu uuuu uuuu 0000 0000 000q quuu(4) uuuu uuuu --uu uuuu ---0 0000 0000 000u 00-- 0--0 -uuu uuuu -0-0 0000 uuuu uuuu 00-- 0000 1111 1111 --11 1111 00-- 0--0 ---- --uu(1,6) 1000 00---11 -111 --00 0000 0-0- 0000 0000 0000 -000 0000 ---- q000 ---- ---uuuu uuuu -000 1111 Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT time-out uuuu uuuu uuuu uuuu PC + 1(3) uuuq quuu(4) uuuu uuuu --uu uuuu ---u uuuu uuuu uuqq(2) qq-- q--q(2,5) -uuu uuuu -u-u uuuu uuuu uuuu uu-- uuuu uuuu uuuu --uu uuuu uu-- u--u ---- --uu uuuu uu-uuuu uuuu --uu uuuu u-u- uuuu uuuu uuuu -uuu uuuu ---- uuuu ---- ---uuuu uuuu -uuu uuuu
Register
Address
W INDF TMR0 PCL STATUS FSR GPIO PCLATH INTCON PIR1 T1CON CMCON ADRESH ADCON0 OPTION_REG TRISIO PIE1 PCON OSCCAL WPU IOC VRCON EEDATA EEADR EECON1 EECON2 ADRESL ANSEL Legend: Note 1: 2: 3:
00h/80h 01h 02h/82h 03h/83h 04h/84h 05h 0Ah/8Ah 0Bh/8Bh 0Ch 10h 19h 1Eh 1Fh 81h 85h 8Ch 8Eh 90h 95h 96h 99h 9Ah 9Bh 9Ch 9Dh 9Eh 9Fh
xxxx xxxx xxxx xxxx 0000 0000 0001 1xxx xxxx xxxx --xx xxxx ---0 0000 0000 0000 00-- 0--0 -000 0000 -0-0 0000 xxxx xxxx 00-- 0000 1111 1111 --11 1111 00-- 0--0 ---- --0x 1000 00---11 -111 --00 0000 0-0- 0000 0000 0000 -000 0000 ---- x000 ---- ---xxxx xxxx -000 1111
u = unchanged, x = unknown, - = unimplemented bit, reads as 0, q = value depends on condition. If VDD goes too low, Power-on Reset will be activated and registers will be affected differently. One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up). When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h). 4: See Table 9-6 for RESET value for specific condition. 5: If wake-up was due to data EEPROM write completing, Bit 7 = 1; A/D conversion completing, Bit 6 = 1; Comparator input changing, bit 3 = 1; or Timer1 rolling over, bit 0 = 1. All other interrupts generating a wake-up will cause these bits to = u. 6: If RESET was due to brown-out, then bit 0 = 0. All other RESETS will cause bit 0 = u.
DS41190C-page 59
PIC12F629/675
FIGURE 9-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1
VDD MCLR Internal POR TPWRT PWRT Time-out TOST
OST Time-out
Internal RESET
FIGURE 9-8:
TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2
VDD MCLR Internal POR TPWRT PWRT Time-out TOST
OST Time-out
Internal RESET
FIGURE 9-9:
VDD MCLR Internal POR
TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)
TPWRT PWRT Time-out TOST
OST Time-out
Internal RESET
DS41190C-page 60
PIC12F629/675
9.4

Interrupts
The PIC12F629/675 has 7 sources of interrupt: External Interrupt GP2/INT TMR0 Overflow Interrupt GPIO Change Interrupts Comparator Interrupt A/D Interrupt (PIC12F675 only) TMR1 Overflow Interrupt EEPROM Data Write Interrupt
interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests. Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit. 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.
The Interrupt Control register (INTCON) and Peripheral Interrupt register (PIR) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits. A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register and PIE register. GIE is cleared on RESET. The return from interrupt instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts. The following interrupt flags are contained in the INTCON register: INT pin interrupt GP port change interrupt TMR0 overflow interrupt The peripheral interrupt flags are contained in the special register PIR1. The corresponding interrupt enable bit is contained in Special Register PIE1. The following interrupt flags are contained in the PIR register: EEPROM data write interrupt A/D interrupt Comparator interrupt Timer1 overflow interrupt
When an interrupt is serviced: The GIE is cleared to disable any further interrupt The return address is pushed onto the stack The PC is loaded with 0004h Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid GP2/ INT recursive interrupts. For external interrupt events, such as the INT pin, or GP port change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 9-11). The latency is the same for one or twocycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The
DS41190C-page 61
PIC12F629/675
FIGURE 9-10:
IOC-GP0 IOC0 IOC-GP1 IOC1 IOC-GP2 IOC2 IOC-GP3 IOC3 IOC-GP4 IOC4 IOC-GP5 IOC5 T0IF T0IE INTF INTE GPIF GPIE PEIE
(1)
INTERRUPT LOGIC
Wake-up (If in SLEEP mode)
TMR1IF TMR1IE CMIF CMIE ADIF ADIE EEIF EEIE Note 1: PIC12F675 only.
Interrupt to CPU
GIE
DS41190C-page 62
PIC12F629/675
9.4.1 GP2/INT INTERRUPT 9.4.2 TMR0 INTERRUPT
External interrupt on GP2/INT pin is edge-triggered; either rising if INTEDG bit (OPTION<6>) is set, of falling, if INTEDG bit is clear. When a valid edge appears on the GP2/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The GP2/INT interrupt can wake-up the processor from SLEEP if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 9.7 for details on SLEEP and Figure 9-13 for timing of wake-up from SLEEP through GP2/INT interrupt. Note: The ANSEL (9Fh) and CMCON (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read 0. The ANSEL register is defined for the PIC12F675. An overflow (FFh 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 4.0.
9.4.3
GPIO INTERRUPT
An input change on GPIO change sets the GPIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the GPIE (INTCON<3>) bit. Plus individual pins can be configured through the IOC register. Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the GPIF interrupt flag may not get set.
9.4.4
COMPARATOR INTERRUPT
See Section 6.9 for description of comparator interrupt.
9.4.5
A/D CONVERTER INTERRUPT
After a conversion is complete, the ADIF flag (PIR<6>) is set. The interrupt can be enabled/disabled by setting or clearing ADIE (PIE<6>). See Section 7.0 for operation of the A/D converter interrupt.
FIGURE 9-11:
Q1 OSC1 CLKOUT 3 INT pin INTF Flag (INTCON<1>) GIE bit (INTCON<7>) INSTRUCTION FLOW PC Instruction Fetched Instruction Executed
INT PIN INTERRUPT TIMING

Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
4 1 1 5 Interrupt Latency 2
PC
PC+1 Inst (PC+1) Inst (PC)
PC+1 Dummy Cycle
0004h Inst (0004h) Dummy Cycle
0005h Inst (0005h) Inst (0004h)
Inst (PC) Inst (PC-1)
Note 1: INTF flag is sampled here (every Q1). 2: Asynchronous interrupt latency = 3-4 TCY. Synchronous latency = 3 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction. 3: CLKOUT is available only in RC Oscillator mode. 4: For minimum width of INT pulse, refer to AC specs. 5: INTF is enabled to be set any time during the Q4-Q1 cycles.
DS41190C-page 63
PIC12F629/675
TABLE 9-8:
Address Name
SUMMARY OF INTERRUPT REGISTERS

Bit 7 GIE EEIF EEIE Bit 6 PEIE ADIF ADIE Bit 5 T0IE Bit 4 INTE Bit 3 GPIE CMIF CMIE Bit 2 T0IF Bit 1 INTF Bit 0 GPIF Value on POR, BOD Value on all other RESETS
0Bh, 8Bh INTCON 0Ch 8Ch PIR1 PIE1
0000 0000 0000 000u
TMR1IF 00-- 0--0 00-- 0--0 TMR1IE 00-- 0--0 00-- 0--0
Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the Interrupt module.
9.5
Context Saving During Interrupts
9.6
Watchdog Timer (WDT)
During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, e.g., W register and STATUS register. This must be implemented in software. Example 9-2 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x20 in Bank 0 and it must also be defined at 0xA0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 9-2: Stores the W register Stores the STATUS register in Bank 0 Executes the ISR code Restores the STATUS (and bank select bit register) Restores the W register
The Watchdog Timer is a free running, on-chip RC oscillator, which requires no external components. This RC oscillator is separate from the external RC oscillator of the CLKIN pin and INTOSC. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped (for example, by execution of a SLEEP instruction). During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 9.1).
9.6.1
WDT PERIOD
EXAMPLE 9-2:
MOVWF SWAPF BCF W_TEMP STATUS,W STATUS,RP0
SAVING THE STATUS AND W REGISTERS IN RAM

;copy W to temp register, could be in either bank ;swap status to be saved into W ;change to bank 0 regardless of current bank ;save status to bank 0 register
The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized. The CLRWDT and SLEEP instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET. The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.
MOVWF STATUS_TEMP : :(ISR) : SWAPF STATUS_TEMP,W;swap STATUS_TEMP register into W, sets bank to original state MOVWF STATUS ;move W into STATUS register SWAPF W_TEMP,F ;swap W_TEMP SWAPF W_TEMP,W ;swap W_TEMP into W
9.6.2
WDT PROGRAMMING CONSIDERATIONS
It should also be taken in account that under worst case conditions (i.e., VDD = Min., Temperature = Max., Max. WDT prescaler) it may take several seconds before a WDT time-out occurs.
DS41190C-page 64
PIC12F629/675
FIGURE 9-12:
CLKOUT (= FOSC/4) 0 1 1 T0CKI pin T0SE 0 T0CS 1 8 8-bit Prescaler 0 Set Flag bit T0IF on Overflow SYNC 2 Cycles TMR0
WATCHDOG TIMER BLOCK DIAGRAM

Data Bus 8
PSA
PSA
PS0 - PS2 Watchdog Timer
1 WDT Time-out 0
WDTE
PSA
Note 1: T0SE, T0CS, PSA, PS0-PS2 are bits in the Option register.
TABLE 9-9:
Address
SUMMARY OF WATCHDOG TIMER REGISTERS

Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on POR, BOD Value on all other RESETS
81h 2007h
OPTION_REG GPPU INTEDG Config. bits CP
T0CS
T0SE
PSA
PS2 F0SC2
PS1 F0SC1
PS0 F0SC0
1111 1111 1111 1111 uuuu uuuu uuuu uuuu
BODEN MCLRE PWRTE WDTE
Legend: u = Unchanged, shaded cells are not used by the Watchdog Timer.
DS41190C-page 65
PIC12F629/675
9.7 Power-Down Mode (SLEEP)
The Power-down mode is entered by executing a SLEEP instruction. If the Watchdog Timer is enabled: WDT will be cleared but keeps running PD bit in the STATUS register is cleared TO bit is set Oscillator driver is turned off I/O ports maintain the status they had before SLEEP was executed (driving high, low, or hi-impedance). The first event will cause a device RESET. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. TO bit is cleared if WDT Wake-up occurred. When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction. Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from SLEEP. The SLEEP instruction is completely executed.
For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The T0CKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on GPIO should be considered. The MCLR pin must be at a logic high level (VIHMC). Note: It should be noted that a RESET generated by a WDT time-out does not drive MCLR pin low.
The WDT is cleared when the device wakes up from SLEEP, regardless of the source of wake-up.
9.7.1
WAKE-UP FROM SLEEP
The device can wake-up from SLEEP through one of the following events: 1. 2. 3. External RESET input on MCLR pin Watchdog Timer Wake-up (if WDT was enabled) Interrupt from GP2/INT pin, GPIO change, or a peripheral interrupt.
FIGURE 9-13:
WAKE-UP FROM SLEEP THROUGH INTERRUPT

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 TOST(2)
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 OSC1 CLKOUT(4) INT pin INTF flag (INTCON<1>) GIE bit (INTCON<7>) INSTRUCTION FLOW PC PC Instruction Fetched Instruction Executed Note 1: 2: 3: 4: Inst(PC) = SLEEP Inst(PC - 1) Processor in SLEEP
Interrupt Latency (Note 2)
PC+1 Inst(PC + 1) SLEEP
PC+2
PC+2 Inst(PC + 2) Inst(PC + 1)
PC + 2
0004h Inst(0004h)
0005h Inst(0005h) Inst(0004h)
Dummy cycle
Dummy cycle
XT, HS or LP Oscillator mode assumed. TOST = 1024TOSC (drawing not to scale). Approximately 1 s delay will be there for RC Osc mode. See Section 12 for wake-up from SLEEP delay in INTOSC mode. GIE = '1' assumed. In this case after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line. CLKOUT is not available in XT, HS, LP or EC Osc modes, but shown here for timing reference.
DS41190C-page 66
PIC12F629/675
9.8 Code Protection
FIGURE 9-14:
If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes. Note: The entire data EEPROM and FLASH program memory will be erased when the code protection is turned off. The INTOSC calibration data is also erased. See PIC12F629/675 Programming Specification for more information.
External Connector Signals +5V 0V VPP
TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION

To Normal Connections PIC12F629/675 VDD VSS GP3/MCLR/VPP GP1 GP0
9.9
ID Locations
CLK Data I/O
Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify. Only the Least Significant 7 bits of the ID locations are used.
VDD To Normal Connections
9.10
In-Circuit Serial Programming 9.11 In-Circuit Debugger
The PIC12F629/675 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for: power ground programming voltage This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. The device is placed into a Program/Verify mode by holding the GP0 and GP1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see Programming Specification). GP0 becomes the programming data and GP1 becomes the programming clock. Both GP0 and GP1 are Schmitt Trigger inputs in this mode. After RESET, to place the device into Programming/ Verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the Programming Specifications. A typical In-Circuit Serial Programming connection is shown in Figure 9-14.
Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB ICD 2 development with an 8-pin device is not practical. A special 14-pin PIC12F675-ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user. This special ICD device is mounted on the top of the header and its signals are routed to the MPLAB ICD 2 connector. On the bottom of the header is an 8-pin socket that plugs into the users target via the 8-pin stand-off connector. When the ICD pin on the PIC12F675-ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 9-10 shows which features are consumed by the background debugger:
TABLE 9-10:
I/O pins Stack
DEBUGGER RESOURCES
ICDCLK, ICDDATA 1 level Address 0h must be NOP 300h - 3FEh
Program Memory
For more information, see 8-Pin MPLAB ICD 2 Header Information Sheet (DS51292) available on Microchips website (www.microchip.com).
DS41190C-page 67
PIC12F629/675
NOTES:
DS41190C-page 68
PIC12F629/675
10.0 INSTRUCTION SET SUMMARY
The PIC12F629/675 instruction set is highly orthogonal and is comprised of three basic categories: Byte-oriented operations Bit-oriented operations Literal and control operations Each PIC12F629/675 instruction is a 14-bit word divided into an opcode, which specifies the instruction type, and one or more operands, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 10-1, while the various opcode fields are summarized in Table 10-1. Table 10-2 lists the instructions recognized by the MPASMTM assembler. A complete description of each instruction is also available in the PICmicro Mid-Range Reference Manual (DS33023). For byte-oriented instructions, f represents a file register designator and d represents a destination designator. The file register designator specifies which file register is to be used by the instruction. The destination designator specifies where the result of the operation is to be placed. If d is zero, the result is placed in the W register. If d is one, the result is placed in the file register specified in the instruction. For bit-oriented instructions, b represents a bit field designator, which selects the bit affected by the operation, while f represents the address of the file in which the bit is located. For literal and control operations, k represents an 8-bit or 11-bit constant, or literal value. One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP. Note: To maintain upward compatibility with future products, do not use the OPTION and TRISIO instructions. For example, a CLRF GPIO instruction will read GPIO, clear all the data bits, then write the result back to GPIO. This example would have the unintended result that the condition that sets the GPIF flag would be cleared.
TABLE 10-1:
Field
f W b k x
OPCODE FIELD DESCRIPTIONS

Description
Register file address (0x00 to 0x7F) Working register (accumulator) Bit address within an 8-bit file register Literal field, constant data or label Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools. Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1. Program Counter Time-out bit Power-down bit
PC TO PD
FIGURE 10-1:
GENERAL FORMAT FOR INSTRUCTIONS

0
Byte-oriented file register operations 13 8 7 6 OPCODE d f (FILE #) d = 0 for destination W d = 1 for destination f f = 7-bit file register address Bit-oriented file register operations 13 10 9 7 6 OPCODE b (BIT #) f (FILE #) b = 3-bit bit address f = 7-bit file register address Literal and control operations General 13 OPCODE k = 8-bit immediate value CALL and GOTO instructions only 13 11 OPCODE 10 k (literal) 8 7 k (literal)
All instruction examples use the format 0xhh to represent a hexadecimal number, where h signifies a hexadecimal digit.
10.1
READ-MODIFY-WRITE OPERATIONS
Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator d. A read operation is performed on a register even if the instruction writes to that register.
k = 11-bit immediate value
DS41190C-page 69
PIC12F629/675
TABLE 10-2:
Mnemonic, Operands
PIC12F629/675 INSTRUCTION SET

14-Bit Opcode Description Cycles MSb BYTE-ORIENTED FILE REGISTER OPERATIONS LSb Status Affected Notes
ADDWF ANDWF CLRF CLRW COMF DECF DECFSZ INCF INCFSZ IORWF MOVF MOVWF NOP RLF RRF SUBWF SWAPF XORWF
f, d f, d f f, d f, d f, d f, d f, d f, d f, d f f, d f, d f, d f, d f, d
Add W and f AND W with f Clear f Clear W Complement f Decrement f Decrement f, Skip if 0 Increment f Increment f, Skip if 0 Inclusive OR W with f Move f Move W to f No Operation Rotate Left f through Carry Rotate Right f through Carry Subtract W from f Swap nibbles in f Exclusive OR W with f
1 1 1 1 1 1 1(2) 1 1(2) 1 1 1 1 1 1 1 1 1
00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0111 0101 0001 0001 1001 0011 1011 1010 1111 0100 1000 0000 0000 1101 1100 0010 1110 0110
dfff dfff lfff 0xxx dfff dfff dfff dfff dfff dfff dfff lfff 0xx0 dfff dfff dfff dfff dfff
ffff ffff ffff xxxx ffff ffff ffff ffff ffff ffff ffff ffff 0000 ffff ffff ffff ffff ffff
C,DC,Z Z Z Z Z Z Z Z Z
1,2 1,2 2 1,2 1,2 1,2,3 1,2 1,2,3 1,2 1,2
C C C,DC,Z Z
1,2 1,2 1,2 1,2 1,2
BIT-ORIENTED FILE REGISTER OPERATIONS BCF BSF BTFSC BTFSS ADDLW ANDLW CALL CLRWDT GOTO IORLW MOVLW RETFIE RETLW RETURN SLEEP SUBLW XORLW f, b f, b f, b f, b k k k k k k k k k Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set Add literal and W AND literal with W Call subroutine Clear Watchdog Timer Go to address Inclusive OR literal with W Move literal to W Return from interrupt Return with literal in W Return from Subroutine Go into Standby mode Subtract W from literal Exclusive OR literal with W 1 1 1 (2) 1 (2) 1 1 2 1 2 1 1 2 2 2 1 1 1 01 01 01 01 11 11 10 00 10 11 11 00 11 00 00 11 11 00bb 01bb 10bb 11bb 111x 1001 0kkk 0000 1kkk 1000 00xx 0000 01xx 0000 0000 110x 1010 bfff bfff bfff bfff kkkk kkkk kkkk 0110 kkkk kkkk kkkk 0000 kkkk 0000 0110 kkkk kkkk ffff ffff ffff ffff kkkk kkkk kkkk 0100 kkkk kkkk kkkk 1001 kkkk 1000 0011 kkkk kkkk C,DC,Z Z TO,PD Z 1,2 1,2 3 3
LITERAL AND CONTROL OPERATIONS
TO,PD C,DC,Z Z
Note 1: When an I/O register is modified as a function of itself (e.g., MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'. 2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module. 3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
Note:
Additional information on the mid-range instruction set is available in the PICmicro Mid-Range MCU Family Reference Manual (DS33023).
DS41190C-page 70
PIC12F629/675
10.2
ADDLW Syntax: Operands: Operation: Status Affected: Description:
Instruction Descriptions
Add Literal and W [label] ADDLW 0 k 255 (W) + k (W) C, DC, Z The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register. Operation: Status Affected: Description: k BCF Syntax: Operands: Bit Clear f [label] BCF 0 f 127 0b7 0 (f<b>) None Bit 'b' in register 'f' is cleared. f,b
ADDWF Syntax: Operands: Operation: Status Affected: Description:
Add W and f [label] ADDWF 0 f 127 d [0,1] (W) + (f) (destination) C, DC, Z Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. f,d
BSF Syntax: Operands: Operation: Status Affected: Description:
Bit Set f [label] BSF 0 f 127 0b7 1 (f<b>) None Bit 'b' in register 'f' is set. f,b
ANDLW Syntax: Operands: Operation: Status Affected: Description:
AND Literal with W [label] ANDLW 0 k 255 (W) .AND. (k) (W) Z The contents of W register are ANDed with the eight-bit literal 'k'. The result is placed in the W register. k
BTFSS Syntax: Operands: Operation: Status Affected: Description:
Bit Test f, Skip if Set [label] BTFSS f,b 0 f 127 0b<7 skip if (f<b>) = 1 None If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2TCY instruction. Bit Test, Skip if Clear [label] BTFSC f,b 0 f 127 0b7 skip if (f<b>) = 0 None If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.
ANDWF Syntax: Operands: Operation: Status Affected: Description:
AND W with f [label] ANDWF 0 f 127 d [0,1] (W) .AND. (f) (destination) Z AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. f,d
BTFSC Syntax: Operands: Operation: Status Affected: Description:
DS41190C-page 71
PIC12F629/675
CALL Syntax: Operands: Operation: Call Subroutine [ label ] CALL k 0 k 2047 (PC)+ 1 TOS, k PC<10:0>, (PCLATH<4:3>) PC<12:11> None Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction. Status Affected: Description: CLRWDT Syntax: Operands: Operation: Clear Watchdog Timer [ label ] CLRWDT None 00h WDT 0 WDT prescaler, 1 TO 1 PD TO, PD CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS bits TO and PD are set.
Status Affected: Description:
CLRF Syntax: Operands: Operation: Status Affected: Description:
Clear f [label] CLRF 0 f 127 00h (f) 1Z Z The contents of register 'f' are cleared and the Z bit is set. f
COMF Syntax: Operands: Operation: Status Affected: Description:
Complement f [ label ] COMF 0 f 127 d [0,1] (f) (destination) Z The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'. f,d
CLRW Syntax: Operands: Operation: Status Affected: Description:
Clear W [ label ] CLRW None 00h (W) 1Z Z W register is cleared. Zero bit (Z) is set.
DECF Syntax: Operands: Operation: Status Affected: Description:
Decrement f [label] DECF f,d 0 f 127 d [0,1] (f) - 1 (destination) Z Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.
DS41190C-page 72
PIC12F629/675
DECFSZ Syntax: Operands: Operation: Status Affected: Description: Decrement f, Skip if 0 [ label ] DECFSZ f,d 0 f 127 d [0,1] (f) - 1 (destination); skip if result = 0 None The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2TCY instruction. INCFSZ Syntax: Operands: Operation: Status Affected: Description: Increment f, Skip if 0 [ label ] INCFSZ f,d 0 f 127 d [0,1] (f) + 1 (destination), skip if result = 0 None The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 1, the next instruction is executed. If the result is 0, a NOP is executed instead, making it a 2TCY instruction.
GOTO Syntax: Operands: Operation: Status Affected: Description:
Unconditional Branch [ label ] GOTO k 0 k 2047 k PC<10:0> PCLATH<4:3> PC<12:11> None GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a twocycle instruction.
IORLW Syntax: Operands: Operation: Status Affected: Description:
Inclusive OR Literal with W [ label ] IORLW k 0 k 255 (W) .OR. k (W) Z The contents of the W register are ORed with the eight-bit literal 'k'. The result is placed in the W register.
INCF Syntax: Operands: Operation: Status Affected: Description:
Increment f [ label ] INCF f,d 0 f 127 d [0,1] (f) + 1 (destination) Z The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
IORWF Syntax: Operands: Operation: Status Affected: Description:
Inclusive OR W with f [ label ] IORWF f,d 0 f 127 d [0,1] (W) .OR. (f) (destination) Z Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
DS41190C-page 73
PIC12F629/675
MOVF Syntax: Operands: Operation: Status Affected: Description: Move f [ label ] MOVF f,d 0 f 127 d [0,1] (f) (destination) Z The contents of register f are moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected. Move Literal to W [ label ] k (W) None The eight-bit literal 'k' is loaded into W register. The dont cares will assemble as 0s. Status Affected: MOVLW k 0 k 255 RETFIE Syntax: Operands: Operation: Return from Interrupt [ label ] None TOS PC, 1 GIE None RETFIE NOP Syntax: Operands: Operation: Status Affected: Description: No Operation [ label ] None No operation None No operation. NOP
MOVLW Syntax: Operands: Operation: Status Affected: Description:
MOVWF Syntax: Operands: Operation: Status Affected: Description:
Move W to f [ label ] (W) (f) None Move data from W register to register 'f'. MOVWF f 0 f 127
RETLW Syntax: Operands: Operation: Status Affected: Description:
Return with Literal in W [ label ] RETLW k 0 k 255 k (W); TOS PC None The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
DS41190C-page 74
PIC12F629/675
RLF Syntax: Operands: Operation: Status Affected: Description: Rotate Left f through Carry [ label ] RLF 0 f 127 d [0,1] See description below C The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.
C Register f
SLEEP Syntax: Operands: Operation: [ label ] SLEEP None 00h WDT, 0 WDT prescaler, 1 TO, 0 PD TO, PD The power-down STATUS bit, PD is cleared. Time-out STATUS bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.
f,d
Status Affected: Description:
RETURN Syntax: Operands: Operation: Status Affected: Description:
Return from Subroutine [ label ] None TOS PC None Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction. RETURN
SUBLW Syntax: Operands: Operation: Description:
Subtract W from Literal [ label ] SUBLW k 0 k 255 k - (W) (W) The W register is subtracted (2s complement method) from the eight-bit literal 'k'. The result is placed in the W register.
Status Affected: C, DC, Z
RRF Syntax: Operands: Operation: Status Affected: Description:
Rotate Right f through Carry [ label ] RRF f,d 0 f 127 d [0,1] See description below C The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
C Register f
SUBWF Syntax: Operands: Operation: Status Affected: Description:
Subtract W from f [ label ] SUBWF f,d 0 f 127 d [0,1] (f) - (W) (destination) C, DC, Z Subtract (2s complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.
DS41190C-page 75
PIC12F629/675
SWAPF Syntax: Operands: Operation: Status Affected: Description: Swap Nibbles in f [ label ] SWAPF f,d 0 f 127 d [0,1] (f<3:0>) (destination<7:4>), (f<7:4>) (destination<3:0>) None The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'. XORWF Syntax: Operands: Operation: Status Affected: Description: Exclusive OR W with f [label] XORWF f,d 0 f 127 d [0,1] (W) .XOR. (f) (destination) Z Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.
XORLW Syntax: Operands: Operation: Status Affected: Description:
Exclusive OR Literal with W [label] XORLW k 0 k 255 (W) .XOR. k (W) Z The contents of the W register are XORed with the eight-bit literal 'k'. The result is placed in the W register.
DS41190C-page 76
PIC12F629/675
11.0 DEVELOPMENT SUPPORT
11.1
The PICmicro microcontrollers are supported with a full range of hardware and software development tools: Integrated Development Environment - MPLAB IDE Software Assemblers/Compilers/Linkers - MPASMTM Assembler - MPLAB C17 and MPLAB C18 C Compilers - MPLINKTM Object Linker/ MPLIBTM Object Librarian - MPLAB C30 C Compiler - MPLAB ASM30 Assembler/Linker/Library Simulators - MPLAB SIM Software Simulator - MPLAB dsPIC30 Software Simulator Emulators - MPLAB ICE 2000 In-Circuit Emulator - MPLAB ICE 4000 In-Circuit Emulator In-Circuit Debugger - MPLAB ICD 2 Device Programmers - PRO MATE II Universal Device Programmer - PICSTART Plus Development Programmer Low Cost Demonstration Boards - PICDEMTM 1 Demonstration Board - PICDEM.netTM Demonstration Board - PICDEM 2 Plus Demonstration Board - PICDEM 3 Demonstration Board - PICDEM 17 Demonstration Board - PICDEM 18R Demonstration Board - PICDEM LIN Demonstration Board - PICDEM USB Demonstration Board Evaluation Kits - KEELOQ - PICDEM MSC - microID - CAN - PowerSmart - Analog
MPLAB Integrated Development Environment Software
The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows based application that contains: An interface to debugging tools - simulator - programmer (sold separately) - emulator (sold separately) - in-circuit debugger (sold separately) A full-featured editor with color coded context A multiple project manager Customizable data windows with direct edit of contents High level source code debugging Mouse over variable inspection Extensive on-line help The MPLAB IDE allows you to: Edit your source files (either assembly or C) One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information) Debug using: - source files (assembly or C) - absolute listing file (mixed assembly and C) - machine code MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.
11.2
MPASM Assembler
The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contains source lines and generated machine code and COFF files for debugging. The MPASM assembler features include: Integration into MPLAB IDE projects User defined macros to streamline assembly code Conditional assembly for multi-purpose source files Directives that allow complete control over the assembly process
DS41190C-page 77
PIC12F629/675
11.3 MPLAB C17 and MPLAB C18 C Compilers 11.6 MPLAB ASM30 Assembler, Linker, and Librarian
The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchips PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers. For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger. MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include: Support for the entire dsPIC30F instruction set Support for fixed-point and floating-point data Command line interface Rich directive set Flexible macro language MPLAB IDE compatibility
11.4
MPLINK Object Linker/ MPLIB Object Librarian
The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script. The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The object linker/library features include: Efficient linking of single libraries instead of many smaller files Enhanced code maintainability by grouping related modules together Flexible creation of libraries with easy module listing, replacement, deletion and extraction
11.7
MPLAB SIM Software Simulator
The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode. The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.
11.5
MPLAB C30 C Compiler
11.8
MPLAB SIM30 Software Simulator
The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many commandline options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator. MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.
The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins. The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.
DS41190C-page 78
PIC12F629/675
11.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator 11.11 MPLAB ICD 2 In-Circuit Debugger
Microchips In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchips In-Circuit Serial ProgrammingTM (ICSPTM) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.
The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment. The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers. The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.
11.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.
11.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment. The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time. The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.
11.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.
DS41190C-page 79
PIC12F629/675
11.14 PICDEM 1 PICmicro Demonstration Board
The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.
11.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.
11.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM TCP/IP Lean, Web Servers for Embedded Systems, by Jeremy Bentham
11.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.
11.18 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.
DS41190C-page 80
PIC12F629/675
11.19 PICDEM 18R PIC18C601/801 Demonstration Board
The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.
11.22 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.
11.23 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products. KEELOQ evaluation and programming tools for Microchips HCS Secure Data Products CAN developers kit for automotive network applications Analog design boards and filter design software PowerSmart battery charging evaluation/ calibration kits IrDA development kit microID development and rfLabTM development software SEEVAL designer kit for memory evaluation and endurance calculations PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.
11.20 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three microcontrollers are programmed with firmware to provide LIN bus communication.
11.21 PICkitTM 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.
DS41190C-page 81
PIC12F629/675
NOTES:
DS41190C-page 82
PIC12F629/675
12.0 ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings Ambient temperature under bias........................................................................................................... -40 to +125C Storage temperature ........................................................................................................................ -65C to +150C Voltage on VDD with respect to VSS ..................................................................................................... -0.3 to +6.5V Voltage on MCLR with respect to Vss ..................................................................................................-0.3 to +13.5V Voltage on all other pins with respect to VSS ........................................................................... -0.3V to (VDD + 0.3V) Total power dissipation(1) ............................................................................................................................... 800 mW Maximum current out of VSS pin ..................................................................................................................... 300 mA Maximum current into VDD pin ........................................................................................................................ 250 mA Input clamp current, IIK (VI < 0 or VI > VDD)............................................................................................................... 20 mA Output clamp current, IOK (Vo < 0 or Vo >VDD)......................................................................................................... 20 mA Maximum output current sunk by any I/O pin.................................................................................................... 25 mA Maximum output current sourced by any I/O pin .............................................................................................. 25 mA Maximum current sunk by all GPIO ................................................................................................................ 125 mA Maximum current sourced all GPIO ................................................................................................................ 125 mA Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - IOH} + {(VDD-VOH) x IOH} + (VOl x IOL). NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
Note:
Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100 should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to VSS.
DS41190C-page 83
PIC12F629/675
FIGURE 12-1: PIC12F629/675 WITH A/D DISABLED VOLTAGE-FREQUENCY GRAPH, -40C TA +125C
5.5 5.0 4.5 VDD (Volts) 4.0 3.5 3.0 2.5 2.0 0 4 8 10 12 16 20
Frequency (MHz) Note 1: The shaded region indicates the permissible combinations of voltage and frequency.
FIGURE 12-2:
PIC12F675 WITH A/D ENABLED VOLTAGE-FREQUENCY GRAPH, -40C TA +125C
5.5 5.0 4.5 VDD (Volts) 4.0 3.5 3.0 2.5 2.0 0 4 8 10 12 16 20
DS41190C-page 84
PIC12F629/675
FIGURE 12-3: PIC12F675 WITH A/D ENABLED VOLTAGE-FREQUENCY GRAPH, 0C TA +125C
5.5 5.0 4.5 VDD (Volts) 4.0 3.5 3.0 2.5 2.2 2.0 0 4 8 10 12 16 20
DS41190C-page 85
PIC12F629/675
12.1 DC Characteristics: PIC12F629/675-I (Industrial), PIC12F629/675-E (Extended)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial -40C TA +125C for extended Min Typ Max Units Conditions FOSC < = 4 MHz: PIC12F629/675 with A/D off PIC12F675 with A/D on, 0C to +125C PIC12F675 with A/D on, -40C to +125C 4 MHZ < FOSC < = 10 MHz Device in SLEEP mode See section on Power-on Reset for details DC CHARACTERISTICS Param No. D001 D001A D001B D001C D001D D002 D003 VDR VPOR RAM Data Retention Voltage(1) VDD Start Voltage to ensure internal Power-on Reset signal VDD Rise Rate to ensure internal Power-on Reset signal
Sym VDD
Characteristic Supply Voltage
2.0 2.2 2.5 3.0 4.5 1.5*
VSS
5.5 5.5 5.5 5.5 5.5
V V V V V V V
D004
SVDD
0.05*
V/ms See section on Power-on Reset for details
D005
VBOD
2.1
* These parameters are characterized but not tested. Data in "Typ" column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
DS41190C-page 86
PIC12F629/675
12.2 DC Characteristics: PIC12F629/675-I (Industrial)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Param No. D010 Conditions Device Characteristics Supply Current (IDD) Min D011 D012 D013 D014 D015 D016 D017 Typ 9 18 35 110 190 330 220 370 0.6 70 140 260 180 320 580 340 500 0.8 180 320 580 2.1 2.4 Max 16 28 54 150 280 450 280 650 1.4 110 250 390 250 470 850 450 700 1.1 250 450 800 2.95 3.0 Units VDD A A A A A A A A mA A A A A A A A A mA A A A mA mA 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 4.5 5.0 FOSC = 20 MHz HS Oscillator Mode FOSC = 4 MHz EXTRC Mode FOSC = 4 MHz INTOSC Mode FOSC = 4 MHz EC Oscillator Mode FOSC = 1 MHz EC Oscillator Mode FOSC = 4 MHz XT Oscillator Mode FOSC = 1 MHz XT Oscillator Mode Note FOSC = 32 kHz LP Oscillator Mode
Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
DS41190C-page 87
PIC12F629/675
12.3 DC Characteristics: PIC12F629/675-I (Industrial)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial Param No. D020 Conditions Device Characteristics Power-down Base Current (IPD) Min D021 D022 D023 D024 D025 D026 Typ 0.99 1.2 2.9 0.3 1.8 8.4 58 109 3.3 6.1 11.5 58 85 138 4.0 4.6 6.0 1.2 0.0022 Max 700 770 995 1.5 3.5 17 70 130 6.5 8.5 16 70 100 160 6.5 7.0 10.5 775 1.0 Units VDD nA nA nA A A A A A A A A A A A A A A nA A 2.0 3.0 5.0 2.0 3.0 5.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 3.0 5.0 A/D Current(1) T1 OSC Current(1) CVREF Current(1) Comparator Current(1) BOD Current(1) WDT Current(1) Note WDT, BOD, Comparators, VREF, and T1OSC disabled
Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption. 2: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD.
DS41190C-page 88
PIC12F629/675
12.4
DC Characteristics: PIC12F629/675-E (Extended)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +125C for extended Param No. D010E Conditions Device Characteristics Supply Current (IDD) Min D011E D012E D013E D014E D015E D016E D017E Typ 9 18 35 110 190 330 220 370 0.6 70 140 260 180 320 580 340 500 0.8 180 320 580 2.1 2.4 Max 16 28 54 150 280 450 280 650 1.4 110 250 390 250 470 850 450 780 1.1 250 450 800 2.95 3.0 Units VDD A A A A A A A A mA A A A A A A A A mA A A A mA mA 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 4.5 5.0 FOSC = 20 MHz HS Oscillator Mode FOSC = 4 MHz EXTRC Mode FOSC = 4 MHz INTOSC Mode FOSC = 4 MHz EC Oscillator Mode FOSC = 1 MHz EC Oscillator Mode FOSC = 4 MHz XT Oscillator Mode FOSC = 1 MHz XT Oscillator Mode Note FOSC = 32 kHz LP Oscillator Mode
Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
DS41190C-page 89
PIC12F629/675
12.5
DC Characteristics: PIC12F629/675-E (Extended)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +125C for extended Param No. D020E Conditions Device Characteristics Power-down Base Current (IPD) Min D021E D022E D023E D024E D025E D026E Typ 0.00099 0.0012 0.0029 0.3 1.8 8.4 58 109 3.3 6.1 11.5 58 85 138 4.0 4.6 6.0 0.0012 0.0022 Max 3.5 4.0 8.0 6.0 9.0 20 70 130 10 13 24 70 100 165 10 12 20 6.0 8.5 Units VDD A A A A A A A A A A A A A A A A A A A 2.0 3.0 5.0 2.0 3.0 5.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 2.0 3.0 5.0 3.0 5.0 A/D Current(1) T1 OSC Current(1) CVREF Current(1) Comparator Current(1) BOD Current(1) WDT Current(1) Note WDT, BOD, Comparators, VREF, and T1OSC disabled
Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption. 2: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD.
DS41190C-page 90
PIC12F629/675
12.6 DC Characteristics: PIC12F629/675-I (Industrial), PIC12F629/675-E (Extended)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial -40C TA +125C for extended Min Typ Max Units Conditions DC CHARACTERISTICS Param Sym No. VIL D030 D030A D031 D032 D033 D033A VIH D040 D040A D041 D042 D043 D043A D043B D070 IPUR D060 D060A D060B D061 D063 IIL
Characteristic Input Low Voltage I/O ports with TTL buffer with Schmitt Trigger buffer MCLR, OSC1 (RC mode) OSC1 (XT and LP modes) OSC1 (HS mode) Input High Voltage I/O ports with TTL buffer
VSS VSS VSS VSS VSS VSS
0.8 0.15 VDD 0.2 VDD 0.2 VDD 0.3 0.3 VDD
V V V V V V
4.5V VDD 5.5V Otherwise Entire range (Note 1) (Note 1)
2.0 (0.25 VDD+0.8) with Schmitt Trigger buffer 0.8 VDD MCLR 0.8 VDD OSC1 (XT and LP modes) 1.6 OSC1 (HS mode) 0.7 VDD OSC1 (RC mode) 0.9 VDD GPIO Weak Pull-up Current 50* Input Leakage I/O ports Analog inputs VREF MCLR(2) OSC1 Output Low Voltage I/O ports OSC2/CLKOUT (RC mode) Output High Voltage I/O ports OSC2/CLKOUT (RC mode) Current(3)

250 0.1 0.1 0.1 0.1 0.1
VDD VDD VDD VDD VDD VDD VDD 400* 1 1 1 5 5
V V V V V V A A A A A A
4.5V VDD 5.5V otherwise entire range (Note 1) (Note 1) VDD = 5.0V, VPIN = VSS VSS VPIN VDD, Pin at hi-impedance VSS VPIN VDD VSS VPIN VDD VSS VPIN VDD VSS VPIN VDD, XT, HS and LP osc configuration IOL = 8.5 mA, VDD = 4.5V (Ind.) IOL = 1.6 mA, VDD = 4.5V (Ind.) IOL = 1.2 mA, VDD = 4.5V (Ext.) IOH = -3.0 mA, VDD = 4.5V (Ind.) IOH = -1.3 mA, VDD = 4.5V (Ind.) IOH = -1.0 mA, VDD = 4.5V (Ext.)
D080 D083
VOL
0.6 0.6
V V
D090 D092
*
VOH
VDD - 0.7 VDD - 0.7
V V
These parameters are characterized but not tested. Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode. 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. 3: Negative current is defined as current sourced by the pin.
DS41190C-page 91
PIC12F629/675
12.7 DC Characteristics: PIC12F629/675-I (Industrial), PIC12F629/675-E (Extended) (Cont.)
Standard Operating Conditions (unless otherwise stated) Operating temperature -40C TA +85C for industrial -40C TA +125C for extended Characteristic Capacitive Loading Specs on Output Pins OSC2 pin Min Typ Max Units Conditions
DC CHARACTERISTICS Param No.
Sym
D100
COSC2
15*
pF
In XT, HS and LP modes when external clock is used to drive OSC1
D101 D120 D120A D121
CIO ED ED VDRW
All I/O pins Data EEPROM Memory Byte Endurance Byte Endurance VDD for Read/Write
100K 10K VMIN
1M 100K
50* 5.5
pF E/W -40C TA +85C E/W +85C TA +125C V Using EECON to read/write VMIN = Minimum operating voltage ms Year Provided no other specifications are violated E/W -40C TA +85C
D122 D123 D124
TDEW Erase/Write cycle time TRETD Characteristic Retention TREF Number of Total Erase/Write Cycles before Refresh(1) Program FLASH Memory Cell Endurance Cell Endurance VDD for Read
40 1M
5 10M
D130 D130A D131 D132 D133 D134
EP ED VPR
10K 1K VMIN 4.5 40
100K 10K 2
5.5 5.5 2.5
VPEW VDD for Erase/Write TPEW Erase/Write cycle time TRETD Characteristic Retention
E/W -40C TA +85C E/W +85C TA +125C V VMIN = Minimum operating voltage V ms Year Provided no other specifications are violated
* These parameters are characterized but not tested. Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: See Section 8.5.1 for additional information.
DS41190C-page 92
PIC12F629/675
12.8 TIMING PARAMETER SYMBOLOGY
The timing parameter symbols have been created with one of the following formats: 1. TppS2ppS 2. TppS T F Frequency Lowercase letters (pp) and their meanings: pp cc CCP1 ck CLKOUT cs CS di SDI do SDO dt Data in io I/O port mc MCLR Uppercase letters and their meanings: S F Fall H High I Invalid (Hi-impedance) L Low
Time
osc rd rw sc ss t0 t1 wr
OSC1 RD RD or WR SCK SS T0CKI T1CKI WR
P R V Z
Period Rise Valid Hi-impedance
FIGURE 12-4:
LOAD CONDITIONS
Load Condition 1 VDD/2 RL Load Condition 2
Pin VSS
RL = 464 CL = 50 pF 15 pF
CL
Pin VSS
CL
for all pins for OSC2 output
DS41190C-page 93
PIC12F629/675
12.9 AC CHARACTERISTICS: PIC12F629/675 (INDUSTRIAL, EXTENDED)
EXTERNAL CLOCK TIMING
Q4 Q1 Q2 Q3 Q4 Q1
FIGURE 12-5:
OSC1 1 2 CLKOUT 3 3 4 4
TABLE 12-1:
Param No. Sym FOSC
EXTERNAL CLOCK TIMING REQUIREMENTS

Characteristic External CLKIN Frequency(1) Min DC DC DC DC 5 DC 0.1 1 27 50 50 250 27 250 250 50 200 2* 20* Typ 4 250 TCY Max 37 4 20 20 37 4 4 20 200 10,000 1,000 DC Units kHz MHz MHz MHz kHz MHz MHz MHz MHz s ns ns ns s ns ns ns ns ns s ns Conditions LP Osc mode XT mode HS mode EC mode LP Osc mode INTOSC mode RC Osc mode XT Osc mode HS Osc mode LP Osc mode HS Osc mode EC Osc mode XT Osc mode LP Osc mode INTOSC mode RC Osc mode XT Osc mode HS Osc mode TCY = 4/FOSC LP oscillator, TOSC L/H duty cycle HS oscillator, TOSC L/H duty cycle XT oscillator, TOSC L/H duty cycle LP oscillator XT oscillator HS oscillator
Oscillator Frequency(1)
TOSC
External CLKIN Period(1)
Oscillator Period(1)
2 3
TCY TosL, TosH
Instruction Cycle Time(1) External CLKIN (OSC1) High External CLKIN Low
100 * ns 50* ns 25* ns 15* ns * These parameters are characterized but not tested. Data in Typ column is at 5V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. TosR, TosF External CLKIN Rise External CLKIN Fall
Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at min values with an external clock applied to OSC1 pin. When an external clock input is used, the max cycle time limit is DC (no clock) for all devices.
DS41190C-page 94
PIC12F629/675
TABLE 12-2:
Param No. F10 Sym
PRECISION INTERNAL OSCILLATOR PARAMETERS

Characteristic Freq Min Tolerance 1 2 5 3.96 3.92 3.80 Typ 4.00 4.00 4.00 Max 4.04 4.08 4.20 Units Conditions
FOSC Internal Calibrated INTOSC Frequency
F14
SLEEP start-up time* * These parameters are characterized but not tested. Data in Typ column is at 5.0V, 25C unless otherwise only and are not tested.
TIOSC Oscillator Wake-up from
ST
6 4 3
8 6 5
MHz VDD = 3.5V, 25C MHz 2.5V VDD 5.5V 0C TA +85C MHz 2.0V VDD 5.5V -40C TA +85C (IND) -40C TA +125C (EXT) s VDD = 2.0V, -40C to +85C s VDD = 3.0V, -40C to +85C s VDD = 5.0V, -40C to +85C
stated. These parameters are for design guidance
DS41190C-page 95
PIC12F629/675
FIGURE 12-6: CLKOUT AND I/O TIMING
Q4 OSC1 10 CLKOUT 13 14 I/O pin (Input) 17 I/O pin (Output) Old Value 20, 21 15 New Value 19 18 22 23 12 16 Q1 Q2 11 Q3
TABLE 12-3:
Param No. 10 11 12 13 14 15 16 17 18 19 20 21 22 23 *
CLKOUT AND I/O TIMING REQUIREMENTS

Sym Characteristic Min TOSC + 200 ns 0 TosH2ioI OSC1 (Q2 cycle) to Port input invalid (I/O in hold time) 100 0 25 TCY Typ 75 75 35 35 50 10 10 Max 200 200 100 100 20 150 * 300 40 40 Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Conditions (Note 1) (Note 1) (Note 1) (Note 1) (Note 1) (Note 1) (Note 1)
TosH2ckL OSC1 to CLKOUT TosH2ckH OSC1 to CLKOUT TckR TckF TckL2ioV TioV2ckH TckH2ioI TosH2ioV CLKOUT rise time CLKOUT fall time CLKOUT to Port out valid Port in valid before CLKOUT Port in hold after CLKOUT OSC1 (Q1 cycle) to Port out valid
TioV2osH Port input valid to OSC1 (I/O in setup time) TioR TioF Tinp Trbp Port output rise time Port output fall time INT pin high or low time GPIO change INT high or low time
These parameters are characterized but not tested. Data in Typ column is at 5.0V, 25C unless otherwise stated.
Note 1: Measurements are taken in RC mode where CLKOUT output is 4xTOSC.
DS41190C-page 96
PIC12F629/675
FIGURE 12-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING
VDD MCLR Internal POR 33 PWRT Time-out OSC Time-out Internal RESET Watchdog Timer Reset 34 I/O Pins 32 30
31 34
FIGURE 12-8:
BROWN-OUT DETECT TIMING AND CHARACTERISTICS

VDD BVDD (Device not in Brown-out Detect)
(Device in Brown-out Detect)
35
RESET (due to BOD)
72 ms time-out(1)
Note 1: 72 ms delay only if PWRTE bit in configuration word is programmed to 0.
DS41190C-page 97
PIC12F629/675
TABLE 12-4:
Param No. 30 31
RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT DETECT REQUIREMENTS
Sym Characteristic MCLR Pulse Width (low) Watchdog Timer Time-out Period (No Prescaler) Oscillation Start-up Timer Period Power-up Timer Period I/O Hi-impedance from MCLR Low or Watchdog Timer Reset Brown-out Detect Voltage Brown-out Hysteresis Brown-out Detect Pulse Width Min 2 TBD 10 10 28* TBD 2.025 TBD 100* Typ TBD 17 17 1024TOSC 72 TBD Max TBD 25 30 132* TBD 2.0 2.175 Units s ms ms ms ms ms s V s VDD BVDD (D005) Conditions VDD = 5V, -40C to +85C Extended temperature VDD = 5V, -40C to +85C Extended temperature TOSC = OSC1 period VDD = 5V, -40C to +85C Extended Temperature
TMCL TWDT
32 33* 34
TOST TPWRT TIOZ BVDD
35
TBOD
* These parameters are characterized but not tested. Data in Typ column is at 5V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested.
DS41190C-page 98
PIC12F629/675
FIGURE 12-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS
T0CKI 40 42 41
T1CKI 45 47 TMR0 or TMR1 46 48
TABLE 12-5:
Param No.
40* 41* 42*
TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Characteristic
T0CKI High Pulse Width T0CKI Low Pulse Width T0CKI Period No Prescaler With Prescaler No Prescaler With Prescaler
Sym
Tt0H Tt0L Tt0P
Min
0.5 TCY + 20 10 0.5 TCY + 20 10 Greater of: 20 or TCY + 40 N 0.5 TCY + 20 15 30 0.5 TCY + 20 15 30 Greater of: 30 or TCY + 40 N 60 DC 2 TOSC*
Typ Max Units

ns ns ns ns ns
Conditions
N = prescale value (2, 4, ..., 256)
45*
Tt1H
T1CKI High Time Synchronous, No Prescaler Synchronous, with Prescaler Asynchronous
ns ns ns ns ns ns ns N = prescale value (1, 2, 4, 8)
46*
Tt1L
T1CKI Low Time
Synchronous, No Prescaler Synchronous, with Prescaler Asynchronous
47*
Tt1P
T1CKI Input Period
Synchronous
Ft1 48 *
Asynchronous Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN)
200* 7 TOSC*
ns kHz
TCKEZtmr1 Delay from external clock edge to timer increment
These parameters are characterized but not tested. Data in Typ column is at 5V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested.
DS41190C-page 99
PIC12F629/675
TABLE 12-6: COMPARATOR SPECIFICATIONS
Standard Operating Conditions -40C to +125C (unless otherwise stated) Min 0 +55* Typ 5.0 150 Max 10 VDD - 1.5 400* 10* Units mV V db ns s Comments Comparator Specifications Sym VOS VCM CMRR TRT Characteristics Input Offset Voltage Input Common Mode Voltage Common Mode Rejection Ratio Response Time(1)
TMC2COV Comparator Mode Change to Output Valid *
These parameters are characterized but not tested.
Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from VSS to VDD - 1.5V.
TABLE 12-7:
COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

Standard Operating Conditions -40C to +125C (unless otherwise stated) Min Typ VDD/24* VDD/32 2k* Max 1/2 1/2* 10* Units LSb LSb LSb LSb s Comments Low Range (VRR = 1) High Range (VRR = 0) Low Range (VRR = 1) High Range (VRR = 0)
Voltage Reference Specifications Sym Characteristics Resolution Absolute Accuracy Unit Resistor Value (R) Settling Time(1) *
These parameters are characterized but not tested.
Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.
DS41190C-page 100
PIC12F629/675
TABLE 12-8:
Param No. A01 A02 A03 A04 A05 A06 A07 A10 A20 A20A A21 A25 A30 Sym NR EABS EIL EDL EFS EOFF EGN VREF
PIC12F675 A/D CONVERTER CHARACTERISTICS:

Characteristic Resolution Total Absolute Error* Integral Error Differential Error Full Scale Range Offset Error Gain Error Monotonicity Reference Voltage Min 2.2* 2.0 2.5 VSS VSS Typ
guaranteed
(3)
Max 10 bits 1 1 1 5.5* 1 1 VDD + 0.3 VDD VREF 10
Units bit LSb VREF = 5.0V LSb VREF = 5.0V
Conditions
LSb No missing codes to 10 bits VREF = 5.0V V LSb VREF = 5.0V LSb VREF = 5.0V V Absolute minimum to ensure 10-bit accuracy V V k VSS VAIN VREF+
VREF VAIN ZAIN
Reference V High (VDD or VREF) Analog Input Voltage Recommended Impedance of Analog Voltage Source VREF Input Current(2)
A50
IREF
10
1000 10
A A
During VAIN acquisition. Based on differential of VHOLD to VAIN. During A/D conversion cycle.
* These parameters are characterized but not tested. Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: When A/D is off, it will not consume any current other than leakage current. The power-down current spec includes any such leakage from the A/D module. 2: VREF current is from External VREF or VDD pin, whichever is selected as reference input. 3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
DS41190C-page 101
PIC12F629/675
FIGURE 12-10: PIC12F675 A/D CONVERSION TIMING (NORMAL MODE)
(TOSC/2)(1) 1 TCY 131 130 A/D CLK A/D DATA ADRES ADIF GO SAMPLE 132 SAMPLING STOPPED 9 8 OLD_DATA 7 6 3 2 1 0 NEW_DATA 1 TCY DONE BSF ADCON0, GO 134 Q4
Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
TABLE 12-9:
Param No. 130 130 Sym TAD TAD
PIC12F675 A/D CONVERSION REQUIREMENTS

Characteristic A/D Clock Period A/D Internal RC Oscillator Period Conversion Time (not including Acquisition Time)(1) Acquisition Time Min 1.6 3.0* 3.0* 2.0* Typ 6.0 4.0 11 Max 9.0* 6.0* Units s s s s TAD Conditions TOSC based, VREF 3.0V TOSC based, VREF full range ADCS<1:0> = 11 (RC mode) At VDD = 2.5V At VDD = 5.0V Set GO bit to new data in A/D result register
131
TCNV
132
TACQ
(Note 2) 5*
11.5
s s The minimum time is the amplifier settling time. This may be used if the new input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD). If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
134
TGO
Q4 to A/D Clock Start
TOSC/2
* These parameters are characterized but not tested. Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: ADRES register may be read on the following TCY cycle. 2: See Section 7.1 for minimum conditions.
DS41190C-page 102
PIC12F629/675
FIGURE 12-11: PIC12F675 A/D CONVERSION TIMING (SLEEP MODE)
BSF ADCON0, GO 134 Q4 130 A/D CLK A/D DATA ADRES ADIF GO SAMPLE 132 SAMPLING STOPPED 9 8 7 6 3 2 1 0 NEW_DATA 1 TCY DONE
(TOSC/2 + TCY)(1)
131
1 TCY
OLD_DATA
Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
TABLE 12-10: PIC12F675 A/D CONVERSION REQUIREMENTS (SLEEP MODE)

Param No. 130 130 Sym TAD TAD Characteristic A/D Clock Period A/D Internal RC Oscillator Period Conversion Time (not including Acquisition Time)(1) Acquisition Time Min 1.6 3.0* 3.0* 2.0* 131 TCNV Typ 6.0 4.0 11 Max 9.0* 6.0* Units s s s s TAD Conditions VREF 3.0V VREF full range ADCS<1:0> = 11 (RC mode) At VDD = 2.5V At VDD = 5.0V
132
TACQ
(Note 2) 5*
11.5
s s The minimum time is the amplifier settling time. This may be used if the new input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD). If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
134
TGO
Q4 to A/D Clock Start
TOSC/2 + TCY
These parameters are characterized but not tested. Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: ADRES register may be read on the following TCY cycle. 2: See Section 7.1 for minimum conditions.
DS41190C-page 103
PIC12F629/675
NOTES:
DS41190C-page 104
PIC12F629/675
13.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES
The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables, the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range. The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at 25C. 'Max' or 'min' represents (mean + 3) or (mean - 3) respectively, where is standard deviation, over the whole temperature range.
FIGURE 13-1:
TYPICAL IPD vs. VDD OVER TEMP (-40C TO +25C)

Typical Baseline IPD
6.0E-09 5.0E-09 4.0E-09 3.0E-09 2.0E-09 1.0E-09 0.0E+00 2 2.5 3 3.5 4 4.5 5 5.5 -40 0 25
IPD (A)
VDD (V)
FIGURE 13-2:
TYPICAL IPD vs. VDD OVER TEMP (+85C)

3.5E-07 3.0E-07 2.5E-07
IPD (A)
2.0E-07 1.5E-07 1.0E-07 5.0E-08 0.0E+00 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 85
VDD (V)
DS41190C-page 105
PIC12F629/675
FIGURE 13-3: TYPICAL IPD vs. VDD OVER TEMP (+125C)

4.0E-06 3.5E-06 3.0E-06
IPD (A)
2.5E-06 2.0E-06 1.5E-06 1.0E-06 5.0E-07 0.0E+00 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 125
VDD (V)
FIGURE 13-4:
MAXIMUM IPD vs. VDD OVER TEMP (-40C TO +25C)
Maximum Baseline IPD

1.0E-07 9.0E-08 8.0E-08 7.0E-08
IPD (A)
6.0E-08 5.0E-08 4.0E-08 3.0E-08 2.0E-08 1.0E-08
-40 0 25
0.0E+00 2 2.5 3 3.5 4 4.5 5 5.5
VDD (V)
DS41190C-page 106
PIC12F629/675
FIGURE 13-5: MAXIMUM IPD vs. VDD OVER TEMP (+85C)

9.0E-07 8.0E-07 7.0E-07 6.0E-07 5.0E-07 4.0E-07 3.0E-07 2.0E-07 1.0E-07 0.0E+00 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 85
IPD (A)
VDD (V)
FIGURE 13-6:
MAXIMUM IPD vs. VDD OVER TEMP (+125C)

9.0E-06 8.0E-06 7.0E-06 6.0E-06 5.0E-06 4.0E-06 3.0E-06 2.0E-06 1.0E-06 0.0E+00 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 125
IPD (A)
VDD (V)
DS41190C-page 107
PIC12F629/675
FIGURE 13-7: TYPICAL IPD WITH BOD ENABLED vs. VDD OVER TEMP (-40C TO +125C)
Typical BOD IPD

130 120 110 -40 0 25 85 125
IPD (uA)
100 90 80 70 60 50 3 3.5 4 4.5 5 5.5
VDD (V)
FIGURE 13-8:
TYPICAL IPD WITH CMP ENABLED vs. VDD OVER TEMP (-40C TO +125C)
Typical Comparator IPD

1.8E-05 1.6E-05 1.4E-05 1.2E-05 -40 0 25 85 125
IPD (A)
1.0E-05 8.0E-06 6.0E-06 4.0E-06 2.0E-06 0.0E+00 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
VDD (V)
DS41190C-page 108
PIC12F629/675
FIGURE 13-9: TYPICAL IPD WITH A/D ENABLED vs. VDD OVER TEMP (-40C TO +25C)
Typical A/D IPD

5.0E-09 4.5E-09 4.0E-09 3.5E-09 3.0E-09 2.5E-09 2.0E-09 1.5E-09 1.0E-09 5.0E-10 0.0E+00 2 2.5 3 3.5 4 4.5 5 5.5
IPD (A)
-40 0 25
VDD (V)
FIGURE 13-10:
TYPICAL IPD WITH A/D ENABLED vs. VDD OVER TEMP (+85C)
Typical A/D IPD

3.5E-07 3.0E-07 2.5E-07
IPD (A)
2.0E-07 85 1.5E-07 1.0E-07 5.0E-08
0.0E+00 2 2.5 3 3.5 4 4.5 5 5.5
VDD (V)
DS41190C-page 109
PIC12F629/675
FIGURE 13-11: TYPICAL IPD WITH A/D ENABLED vs. VDD OVER TEMP (+125C)
Typical A/D IPD

3.5E-06 3.0E-06
IPD (A)
2.5E-06 2.0E-06 1.5E-06 1.0E-06 5.0E-07 0.0E+00 2 2.5 3 3.5 4 4.5 5 5.5 125
VDD (V)
FIGURE 13-12:
TYPICAL IPD WITH T1 OSC ENABLED vs. VDD OVER TEMP (-40C TO +125C), 32 KHZ, C1 AND C2=50 pF)
Typical T1 IPD
1.20E-05 1.00E-05 8.00E-06 6.00E-06 4.00E-06 2.00E-06 0.00E+00 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 -40 0 25 85 125
IPD (A)
VDD (V)
DS41190C-page 110
PIC12F629/675
FIGURE 13-13: TYPICAL IPD WITH CVREF ENABLED vs. VDD OVER TEMP (-40C TO +125C)
Typical CVREF IPD

160 140
IPD (uA)
120 100 80 60 40 2 2.5 3 3.5 4 4.5 5 5.5
-40 0 25 85 125
VDD (V)
FIGURE 13-14:
TYPICAL IPD WITH WDT ENABLED vs. VDD OVER TEMP (-40C TO +125C)
Typical WDT IPD

16 14 12 -40 0 25 85 125
IPD (uA)
10 8 6 4 2 0 2 2.5 3 3.5 4 4.5 5 5.5
V DD (V)
DS41190C-page 111
PIC12F629/675
FIGURE 13-15: MAXIMUM AND MINIMUM INTOSC FREQ vs. TEMPERATURE WITH 0.1F AND 0.01F DECOUPLING (VDD = 3.5V)
Internal Oscillator Frequency vs Temperature

4.20E+06 4.15E+06
Frequency (Hz)
4.10E+06 4.05E+06 4.00E+06 3.95E+06 3.90E+06 3.85E+06 3.80E+06 -40C 0C 25C 85C 125C -3sigma average +3sigma
Temperature (C)
FIGURE 13-16:
MAXIMUM AND MINIMUM INTOSC FREQ vs. VDD WITH 0.1F AND 0.01F DECOUPLING (+25C)
Internal Oscillator Frequency vs VDD

4.20E+06
Frequency (Hz)
4.15E+06 4.10E+06 4.05E+06 4.00E+06 3.95E+06 3.90E+06 3.85E+06 3.80E+06 2.0V 2.5V 3.0V 3.5V 4.0V 4.5V 5.0V 5.5V -3sigma average +3sigma
VDD (V)
DS41190C-page 112
PIC12F629/675
FIGURE 13-17: TYPICAL WDT PERIOD vs. VDD (-40C TO +125C)
WDT Time-out
50 45 40 35 30 25 20 15 10 5 0 2 2.5 3 3.5 4 4.5 5 5.5
Time (mS)
-40 0 25 85 125
V DD (V)
DS41190C-page 113
PIC12F629/675
NOTES:
DS41190C-page 114
PIC12F629/675
14.0
14.1
PACKAGING INFORMATION
Package Marking Information
8-Lead PDIP (Skinny DIP) XXXXXXXX XXXXXNNN YYWW Example 12F629-I /017 0215
8-Lead SOIC XXXXXXXX XXXXYYWW NNN
Example 12F629-E /0215 017
8-Lead DFN-S XXXXXXX XXXXXXX XXYYWW NNN
Example 12F629 -E/021 0215 017
Legend:
XX...X Y YY WW NNN
Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week 01) Alphanumeric traceability code
Note:
In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.
Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.
DS41190C-page 115
PIC12F629/675
14.2 Package Details
The following sections give the technical details of the packages.
8-Lead Plastic Dual In-line (P) 300 mil (PDIP)
E1
D 2 n 1 E
A2
L A1
eB
B1 p B
Number of Pins Pitch Top to Seating Plane Molded Package Thickness Base to Seating Plane Shoulder to Shoulder Width Molded Package Width Overall Length Tip to Seating Plane Lead Thickness Upper Lead Width Lower Lead Width Overall Row Spacing Mold Draft Angle Top Mold Draft Angle Bottom * Controlling Parameter Significant Characteristic
Units Dimension Limits n p A A2 A1 E E1 D L c B1 B eB
MIN
INCHES* NOM 8 .100 .155 .130 .313 .250 .373 .130 .012 .058 .018 .370 10 10
MAX
MIN
.140 .115 .015 .300 .240 .360 .125 .008 .045 .014 .310 5 5
.170 .145 .325 .260 .385 .135 .015 .070 .022 .430 15 15
MILLIMETERS NOM 8 2.54 3.56 3.94 2.92 3.30 0.38 7.62 7.94 6.10 6.35 9.14 9.46 3.18 3.30 0.20 0.29 1.14 1.46 0.36 0.46 7.87 9.40 5 10 5 10
MAX
4.32 3.68 8.26 6.60 9.78 3.43 0.38 1.78 0.56 10.92 15 15
Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018
DS41190C-page 116
PIC12F629/675
8-Lead Plastic Small Outline (SN) Narrow, 150 mil (SOIC)
E E1
p D 2 B n 1
h 45
c A A2
L A1
Number of Pins Pitch Overall Height Molded Package Thickness Standoff Overall Width Molded Package Width Overall Length Chamfer Distance Foot Length Foot Angle Lead Thickness Lead Width Mold Draft Angle Top Mold Draft Angle Bottom * Controlling Parameter Significant Characteristic
Units Dimension Limits n p A A2 A1 E E1 D h L c B
MIN
.053 .052 .004 .228 .146 .189 .010 .019 0 .008 .013 0 0
INCHES* NOM 8 .050 .061 .056 .007 .237 .154 .193 .015 .025 4 .009 .017 12 12
MAX
MIN
.069 .061 .010 .244 .157 .197 .020 .030 8 .010 .020 15 15
MILLIMETERS NOM 8 1.27 1.35 1.55 1.32 1.42 0.10 0.18 5.79 6.02 3.71 3.91 4.80 4.90 0.25 0.38 0.48 0.62 0 4 0.20 0.23 0.33 0.42 0 12 0 12
MAX
1.75 1.55 0.25 6.20 3.99 5.00 0.51 0.76 8 0.25 0.51 15 15
Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057
DS41190C-page 117
PIC12F629/675
8-Lead Plastic Dual Flat No Lead Package (MF) 6x5 mm Body (DFN-S)
E E1 n L B p
R D1 D D2
2 TOP VIEW
EXPOSED METAL PADS
PIN 1 ID E2 BOTTOM VIEW
A2 A3 A
A1
Units Dimension Limits Number of Pins Pitch Overall Height Molded Package Thickness Standoff Base Thickness Overall Length Molded Package Length Exposed Pad Length Overall Width Molded Package Width Exposed Pad Width Lead Width Lead Length Tie Bar Width Mold Draft Angle Top *Controlling Parameter n p A A2 A1 A3 E E1 E2 D D1 D2 B L R .085 .014 .020 .152 .000 MIN
INCHES NOM 8 .050 BSC .033 .026 .0004 .008 REF. .194 BSC .184 BSC .158 .236 BSC .226 BSC .091 .016 .024 .014 12 .097 .019 .030 .163 .039 .031 .002 MAX MIN
MILLIMETERS* NOM 8 1.27 BSC 0.85 0.65 0.00 0.01 0.20 REF. 4.92 BSC 4.67 BSC 3.85 4.00 5.99 BSC 5.74 BSC 2.16 0.35 0.50 2.31 0.40 0.60 .356 12 2.46 0.47 0.75 4.15 1.00 0.80 0.05 MAX
Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 (0.254mm) per side. JEDEC equivalent: pending Drawing No. C04-113
DS41190C-page 118
PIC12F629/675
8-Lead Plastic Dual Flat No Lead Package (MF) 6x5 mm Body (DFN-S) Land Pattern and Solder Mask
M SOLDER MASK
PACKAGE EDGE L
Units Pitch Pad Width Pad Length Pad to Solder Mask *Controlling Parameter Drawing No. C04-2113 Dimension Limits p B L M MIN .014 .020 .005
INCHES NOM .050 BSC .016 .024 .019 .030 .006 MAX MIN
MILLIMETERS* NOM 1.27 BSC 0.35 0.50 0.13 0.40 0.60 0.47 0.75 0.15 MAX
DS41190C-page 119
PIC12F629/675
NOTES:
DS41190C-page 120
PIC12F629/675
APPENDIX A:
Revision A
This is a new data sheet.
DATA SHEET REVISION HISTORY
APPENDIX B:
DEVICE DIFFERENCES
The differences between the PIC12F629/675 devices listed in this data sheet are shown in Table B-1.
Revision B
Added characterization graphs. Updated specifications. Added notes to indicate Microchip programmers maintain all calibration bits to factory settings and the PIC12F675 ANSEL register must be initialized to configure pins as digital I/O. Updated MLF-S package name to DFN-S.
TABLE B-1:
Feature A/D
DEVICE DIFFERENCES
PIC12F629 No PIC12F675 Yes
DS41190C-page 121
PIC12F629/675
APPENDIX C: DEVICE MIGRATIONS APPENDIX D:
This section is intended to describe the functional and electrical specification differences when migrating between functionally similar devices (such as from a PIC16C74A to a PIC16C74B). Not Applicable
MIGRATING FROM OTHER PICmicro DEVICES
This discusses some of the issues in migrating from other PICmicro devices to the PIC12F6XX family of devices.
D.1
PIC12C67X to PIC12F6XX FEATURE COMPARISON

PIC12C67X 10 MHz 2048 bytes 8-bit 16 bytes 5 N GP0/1/3 GP0/1/3 N PIC12F6XX 20 MHz 1024 bytes 10-bit 64 bytes 8 Y GP0/1/2/4/5 GP0/1/2/3/4/5 Y
TABLE 1:
Feature
Max Operating Speed Max Program Memory A/D Resolution Data EEPROM Oscillator Modes Brown-out Detect Internal Pull-ups Interrupt-on-change Comparator Note:
This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.
DS41190C-page 122
PIC12F629/675
INDEX A
A/D ...................................................................................... 41 Acquisition Requirements ........................................... 45 Block Diagram............................................................. 41 Calculating Acquisition Time....................................... 45 Configuration and Operation....................................... 41 Effects of a RESET ..................................................... 46 Internal Sampling Switch (Rss) Impedance ................ 45 Operation During SLEEP ............................................ 46 PIC12F675 Converter Characteristics ...................... 101 Source Impedance...................................................... 45 Summary of Registers ................................................ 46 Absolute Maximum Ratings ................................................ 83 AC Characteristics Industrial and Extended .............................................. 94 Additional Pin Functions ..................................................... 19 Interrupt-on-Change.................................................... 21 Weak Pull-up............................................................... 19 Analog Input Connection Considerations............................ 38 Analog-to-Digital Converter. See A/D Assembler MPASM Assembler..................................................... 77 Operation.................................................................... 36 Operation During SLEEP............................................ 39 Output......................................................................... 38 Reference ................................................................... 39 Response Time .......................................................... 39 Comparator Specifications................................................ 100 Comparator Voltage Reference Specifications................. 100 Configuration Bits ............................................................... 52 Configuring the Voltage Reference..................................... 39 Crystal Operation................................................................ 53
D
Data EEPROM Memory Associated Registers/Bits........................................... 50 Code Protection.......................................................... 50 EEADR Register......................................................... 47 EECON1 Register ...................................................... 47 EECON2 Register ...................................................... 47 EEDATA Register....................................................... 47 Data Memory Organization................................................... 7 DC Characteristics Extended and Industrial.............................................. 91 Industrial ..................................................................... 86 Demonstration Boards PICDEM 1................................................................... 80 PICDEM 17................................................................. 80 PICDEM 18R PIC18C601/801 ................................... 81 PICDEM 2 Plus........................................................... 80 PICDEM 3 PIC16C92X............................................... 80 PICDEM LIN PIC16C43X ........................................... 81 PICDEM USB PIC16C7X5 ......................................... 81 PICDEM.net Internet/Ethernet.................................... 80 Development Support ......................................................... 77 Device Differences............................................................ 121 Device Migrations ............................................................. 122 Device Overview................................................................... 5
B
Block Diagram TMR0/WDT Prescaler................................................. 27 Block Diagrams Analog Input Mode...................................................... 38 Analog Input Model ..................................................... 45 Comparator Output ..................................................... 38 Comparator Voltage Reference .................................. 39 GP0 and GP1 Pins...................................................... 22 GP2............................................................................. 23 GP3............................................................................. 23 GP4............................................................................. 24 GP5............................................................................. 24 On-Chip Reset Circuit ................................................. 55 RC Oscillator Mode..................................................... 54 Timer1......................................................................... 30 Watchdog Timer.......................................................... 65 Brown-out Associated Registers .................................................. 58 Brown-out Detect (BOD) ..................................................... 57 Brown-out Detect Timing and Characteristics..................... 97
E
EEPROM Data Memory Reading ...................................................................... 49 Spurious Write ............................................................ 49 Write Verify ................................................................. 49 Writing ........................................................................ 49 Electrical Specifications ...................................................... 83 Errata .................................................................................... 3 Evaluation and Programming Tools.................................... 81
C
C Compilers MPLAB C17 ................................................................ 78 MPLAB C18 ................................................................ 78 MPLAB C30 ................................................................ 78 Calibrated Internal RC Frequencies.................................... 95 CLKOUT ............................................................................. 54 Code Examples Changing Prescaler .................................................... 29 Data EEPROM Read .................................................. 49 Data EEPROM Write .................................................. 49 Initializing GPIO .......................................................... 19 Saving STATUS and W Registers in RAM ................. 64 Write Verify ................................................................. 49 Code Protection .................................................................. 67 Comparator ......................................................................... 35 Associated Registers .................................................. 40 Configuration............................................................... 37 Effects of a RESET ..................................................... 39 I/O Operating Modes................................................... 37 Interrupts..................................................................... 40
F
Firmware Instructions ......................................................... 69
G
General Purpose Register File ............................................. 7 GPIO Associated Registers.................................................. 25 GPIO Port ........................................................................... 19 GPIO, TRISIO Registers..................................................... 19
I
ID Locations........................................................................ 67 In-Circuit Debugger............................................................. 67 In-Circuit Serial Programming............................................. 67 Indirect Addressing, INDF and FSR Registers ................... 18 Instruction Format............................................................... 69 Instruction Set..................................................................... 69 ADDLW....................................................................... 71 ADDWF ...................................................................... 71 ANDLW....................................................................... 71 ANDWF ...................................................................... 71 BCF ............................................................................ 71
DS41190C-page 123
PIC12F629/675
BSF ............................................................................. 71 BTFSC ........................................................................ 71 BTFSS ........................................................................ 71 CALL ........................................................................... 72 CLRF........................................................................... 72 CLRW ......................................................................... 72 CLRWDT..................................................................... 72 COMF ......................................................................... 72 DECF .......................................................................... 72 DECFSZ...................................................................... 73 GOTO ......................................................................... 73 INCF............................................................................ 73 INCFSZ ....................................................................... 73 IORLW ........................................................................ 73 IORWF ........................................................................ 73 MOVF.......................................................................... 74 MOVLW ...................................................................... 74 MOVWF ...................................................................... 74 NOP ............................................................................ 74 RETFIE ....................................................................... 74 RETLW ....................................................................... 74 RETURN ..................................................................... 75 RLF ............................................................................. 75 RRF............................................................................. 75 SLEEP ........................................................................ 75 SUBLW ....................................................................... 75 SUBWF ....................................................................... 75 SWAPF ....................................................................... 76 XORLW ....................................................................... 76 XORWF....................................................................... 76 Summary Table........................................................... 70 Internal 4 MHz Oscillator..................................................... 54 Internal Sampling Switch (Rss) Impedance ........................ 45 Interrupts ............................................................................. 61 A/D Converter ............................................................. 63 Comparator ................................................................. 63 Context Saving............................................................ 64 GP2/INT ...................................................................... 63 GPIO ........................................................................... 63 Summary of Registers ................................................ 64 TMR0 .......................................................................... 63 Stack........................................................................... 17 PICkit 1 FLASH Starter Kit.................................................. 81 PICSTART Plus Development Programmer....................... 79 Pin Descriptions and Diagrams .......................................... 22 Pinout Descriptions PIC12F629 ................................................................... 6 PIC12F675 ................................................................... 6 Power Control/Status Register (PCON).............................. 57 Power-Down Mode (SLEEP) .............................................. 66 Power-on Reset (POR)....................................................... 56 Power-up Timer (PWRT) .................................................... 56 Prescaler............................................................................. 29 Switching Prescaler Assignment ................................ 29 PRO MATE II Universal Device Programmer ..................... 79 Program Memory Organization............................................. 7 Programming, Device Instructions...................................... 69
R
RC Oscillator....................................................................... 54 READ-MODIFY-WRITE OPERATIONS ............................. 69 Registers ADCON0 (A/D Control)............................................... 43 ANSEL (Analog Select) .............................................. 44 CMCON (Comparator Control) ................................... 35 CONFIG (Configuration Word) ................................... 52 EEADR (EEPROM Address) ...................................... 47 EECON1 (EEPROM Control) ..................................... 48 EEDAT (EEPROM Data) ............................................ 47 INTCON (Interrupt Control)......................................... 13 IOC (Interrupt-on-Change GPIO)................................ 21 Maps PIC12F629 ........................................................... 8 PIC12F675 ........................................................... 8 OPTION_REG (Option) ........................................ 12, 28 OSCCAL (Oscillator Calibration) ................................ 16 PCON (Power Control) ............................................... 16 PIE1 (Peripheral Interrupt Enable 1)........................... 14 PIR1 (Peripheral Interrupt 1)....................................... 15 STATUS ..................................................................... 11 T1CON (Timer1 Control) ............................................ 32 VRCON (Voltage Reference Control) ......................... 40 WPU (Weak Pull-up)................................................... 20 RESET................................................................................ 55 Revision History................................................................ 121
M
MCLR .................................................................................. 56 Memory Organization Data EEPROM Memory .............................................. 47 Migrating from other PICmicro Devices ............................ 122 MPLAB ASM30 Assembler, Linker, Librarian ..................... 78 MPLAB ICD 2 In-Circuit Debugger...................................... 79 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator .............................................................. 79 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator .............................................................. 79 MPLAB Integrated Development Environment Software .............................................................................. 77 MPLINK Object Linker/MPLIB Object Librarian .................. 78
S
Software Simulator (MPLAB SIM) ...................................... 78 Software Simulator (MPLAB SIM30) .................................. 78 Special Features of the CPU .............................................. 51 Special Function Registers ................................................... 8 Special Functions Registers Summary................................. 9
T
Time-out Sequence ............................................................ 57 Timer0................................................................................. 27 Associated Registers .................................................. 29 External Clock............................................................. 28 Interrupt ...................................................................... 27 Operation .................................................................... 27 T0CKI ......................................................................... 28 Timer1 Associated Registers .................................................. 33 Asynchronous Counter Mode ..................................... 33 Reading and Writing ........................................... 33 Interrupt ...................................................................... 31 Modes of Operations .................................................. 31 Operation During SLEEP............................................ 33 Oscillator..................................................................... 33
O
OPCODE Field Descriptions ............................................... 69 Oscillator Configurations ..................................................... 53 Oscillator Start-up Timer (OST) .......................................... 56
P
Packaging ......................................................................... 115 Details ....................................................................... 116 Marking ..................................................................... 115 PCL and PCLATH ............................................................... 17 Computed GOTO ........................................................ 17
DS41190C-page 124
PIC12F629/675
Prescaler..................................................................... 31 Timer1 Module with Gate Control ....................................... 30 Timing Diagrams CLKOUT and I/O......................................................... 96 External Clock............................................................. 94 INT Pin Interrupt.......................................................... 63 PIC12F675 A/D Conversion (Normal Mode)............. 102 PIC12F675 A/D Conversion Timing (SLEEP Mode) .......................................................... 103 RESET, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer ......................................... 97 Time-out Sequence on Power-up (MCLR not Tied to VDD) Case 1 ................................................................ 60 Case 2 ................................................................ 60 Time-out Sequence on Power-up (MCLR Tied to VDD).................................................... 60 Timer0 and Timer1 External Clock ............................. 99 Timer1 Incrementing Edge.......................................... 31 Timing Parameter Symbology............................................. 93
V
Voltage Reference Accuracy/Error ..................................... 39
W
Watchdog Timer Summary of Registers ................................................ 65 Watchdog Timer (WDT) ...................................................... 64 WWW, On-Line Support ....................................................... 3
DS41190C-page 125
PIC12F629/675
NOTES:
DS41190C-page 126
PIC12F629/675
ON-LINE SUPPORT
Microchip provides on-line support on the Microchip World Wide Web site. The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Internet Explorer. Files are also available for FTP download from our FTP site.
SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits.The Hot Line Numbers are: 1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.
Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL: www.microchip.com The file transfer site is available by using an FTP service to connect to: ftp://ftp.microchip.com The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is: Latest Microchip Press Releases Technical Support Section with Frequently Asked Questions Design Tips Device Errata Job Postings Microchip Consultant Program Member Listing Links to other useful web sites related to Microchip Products Conferences for products, Development Systems, technical information and more Listing of seminars and events
092002
DS41190C-page 127
PIC12F629/675
READER RESPONSE
It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150. Please list the following information, and use this outline to provide us with your comments about this document. To: RE: Technical Publications Manager Reader Response Total Pages Sent ________
From: Name Company Address City / State / ZIP / Country Telephone: (_______) _________ - _________ Application (optional): Would you like a reply? Device: PIC12F629/675 Questions: 1. What are the best features of this document? Y N Literature Number: DS41190C FAX: (______) _________ - _________
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this document easy to follow? If not, why?
4. What additions to the document do you think would enhance the structure and subject?
5. What deletions from the document could be made without affecting the overall usefulness?
6. Is there any incorrect or misleading information (what and where)?
7. How would you improve this document?
DS41190C-page 128
PIC12F629/675
PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. PART NO. Device X Temperature Range /XX Package XXX Pattern Examples:
a) b)
Device PIC12F6XX: Standard VDD range PIC12F6XXT: (Tape and Reel) I E P SN MF = = = = = -40C to +85C -40C to +125C PDIP SOIC (Gull wing, 150 mil body) MLF-S
PIC12F629 E/P 301 = Extended Temp., PDIP package, 20 MHz, QTP pattern #301 PIC12F675 I/SO = Industrial Temp., SOIC package, 20 MHz
Temperature Range
Package
Pattern
3-Digit Pattern Code for QTP (blank otherwise)
* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.
Sales and Support

Data Sheets Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following: 1. 2. 3. Your local Microchip sales office The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277 The Microchip Worldwide Site (www.microchip.com)
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using. New Customer Notification System Register on our web site (www.microchip.com/cn) to receive the most current information on our products.
DS41190C-page 129
WORLDWIDE SALES AND SERVICE

AMERICAS
Corporate Office
2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com
ASIA/PACIFIC
Australia
Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755
Japan
Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122
Rocky Mountain
2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338
Korea
Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934
China - Beijing
Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104
Atlanta
3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307
Singapore
Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850
Boston
2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821
China - Chengdu
Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599
Taiwan
Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139
Chicago
333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075
Dallas
4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924
China - Fuzhou
Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521
EUROPE
Austria
Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393
Detroit
Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260
China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431
Kokomo
2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387
Denmark
Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910
China - Shanghai
Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060
Los Angeles
18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338
France
Microchip Technology SARL Parc dActivite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79
San Jose
Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955
China - Shenzhen
Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626
Toronto
6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509
Germany
Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-089-627-144-100 Fax: 49-089-627-144-44
China - Qingdao
Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205
Italy
Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781
India
Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, OShaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062
United Kingdom
Microchip Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820
02/12/03
DS41190C-page 130

PIC12F675 I P Microchip

Uploaded by

Copyright:

Available Formats

PIC12F675 I P Microchip

Uploaded by

Document Information

Original Description:

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

PIC12F675 I P Microchip

Uploaded by

Copyright:

Available Formats

Jameco Part Number 223781 (PIC12F675-I/P)

PIC12F629/675 Data Sheet

2003 Microchip Technology Inc.

2003 Microchip Technology Inc.

Low Power Features:

Special Microcontroller Features:

Program Memory FLASH (words) 1024 1024

Data Memory SRAM (bytes) 64 64 EEPROM (bytes) 128 128 I/O

10-bit A/D (ch) 4

Timers 8/16-bit 1/1 1/1

2003 Microchip Technology Inc.

8-pin PDIP, SOIC, DFN-S

VDD GP5/T1CKI/OSC1/CLKIN GP4/AN3/T1G/OSC2/CLKOUT GP3/MCLR/VPP

VSS GP0/AN0/CIN+/ICSPDAT GP1/AN1/CIN-/VREF/ICSPCLK GP2/AN2/T0CKI/INT/COUT

2003 Microchip Technology Inc.

TO OUR VALUED CUSTOMERS

Most Current Data Sheet

Customer Notification System

2003 Microchip Technology Inc.

2003 Microchip Technology Inc.

PIC12F629/675 BLOCK DIAGRAM

RAM File Registers 64 x 8 9

Instruction Reg Direct Addr 7

Addr MUX 8 Indirect Addr

Analog to Digital Converter (PIC12F675 only)

Analog Comparator and reference

EEDATA 8 128 bytes DATA EEPROM EEADDR

CIN- CIN+ COUT VREF AN0 AN1 AN2 AN3

Note 1: Higher order bits are from STATUS register.

2003 Microchip Technology Inc.

VSS VDD Legend:

2003 Microchip Technology Inc.

Data Memory Organization

PROGRAM MEMORY MAP AND STACK FOR THE PIC12F629/675

CALL, RETURN RETFIE, RETLW

GENERAL PURPOSE REGISTER FILE

Stack Level 1 Stack Level 2 Stack Level 8 RESET Vector 000h

On-chip Program Memory 03FFh 0400h

2003 Microchip Technology Inc.

DATA MEMORY MAP OF THE PIC12F629/675

Indirect addr.(1) TMR0 PCL STATUS FSR GPIO

PCLATH INTCON PIR1 TMR1L TMR1H T1CON

PCLATH INTCON PIE1 PCON OSCCAL

VRCON EEDATA EEADR EECON1 EECON2(1) ADRESL(2) ANSEL(2)

General Purpose Registers 64 Bytes

7Fh Bank 0 Bank 1

2003 Microchip Technology Inc.

SPECIAL FUNCTION REGISTERS SUMMARY

Indirect Data Memory Address Pointer

Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented

-0-0 0000 xxxx xxxx

2003 Microchip Technology Inc.

SPECIAL FUNCTION REGISTERS SUMMARY (CONTINUED)

0000 0000 PS1 DC PS0 C 1111 1111 0000 0000

18,59 12,28 17 11 18 19 17 13 14 16 16 20 21 40 47 47 48 48 42 44,59

Program Counter's (PC) Least Significant Byte IRP RP1

0001 1xxx xxxx xxxx

0-0- 0000 0000 0000 -000 0000

---- x000 ---- ---xxxx xxxx