Scribd
Upload
2 views2 pages

Mod 3 Question Bank

The document outlines various tasks related to digital circuit design, specifically focusing on flip-flops, counters, and their characteristics. It includes designing different types of flip-flops, creating truth tables, and analyzing synchronous and asynchronous counters. Additionally, it addresses limitations of certain designs and suggests modifications for improvement.

Uploaded by

peven85722
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
Download as pdf or txt
2 views2 pages

Mod 3 Question Bank

The document outlines various tasks related to digital circuit design, specifically focusing on flip-flops, counters, and their characteristics. It includes designing different types of flip-flops, creating truth tables, and analyzing synchronous and asynchronous counters. Additionally, it addresses limitations of certain designs and suggests modifications for improvement.

Uploaded by

peven85722
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
Download as pdf or txt
Download as pdf or txt
You are on page 1/ 2

PAPER NAME: Digital Circuit Design

PAPER CODE: ECE2002


MOD 3
1. Obtain the characteristic equation of an SR-latch circuit from its state transition diagram.
2. Design a D-FF from the characteristic equation of an SR-FF and draw its logic block diagram.
3. Give the functional table of an SR FF.
4. Design a JK-FF from an SR-FF.
5. Identify the limitation of a JK-FF and suggest suitable measures to overcome it ?
6. Draw the logic diagram and the truth table of a 4 bit binary ripple counter using T-FFs that
trigger during the positive- edge transition.
7. Asynchronous counters also known as ripple counters: elaborate the statement.
8. Draw the logic diagram and the waveforms of a 3 bit binary ripple counter using T-FFs that trigger during
the positive- edge transition. Hence identify the output from which a signal of frequency, f/4 may be
obtained from such a circuit, where, f is the frequency of the clock signal.
9. Draw the truth table and the circuit of a NOR-based SR-latch.
10. Starting from the truth table, design a MOD -8 asynchronous down counter using negative edge
triggered T-FFs. Obtain the waveforms at the different outputs of the FFs.
11. Mention the two limitations of a ripple counter. How can these be overcome?
12. Design a MOD-8 synchronous up- counter (using JK FFs). Mention how the circuit may be modified to
convert it to a down counter.
13. Design a MOD-8 ripple counter with T-FFs.
14. Convert a S-R flip flop to D, J-K and T flip flop.
15. Design a 3 bit asynchronous up and down counter
16. Implement a clocked SR Flip flop with NOR gates and show its characteristic table.
17. Design a synchronous MOD-6 up counter using J-K flip flop.
18. Design a D latch with SR latch and explain with a function table how the indeterminate state is avoid
19. Sequential circuit has two D flip flops A and B, two inputs x, and y, and one output z. The flip flop input
equations and the circuit output are as follows:
1. DA = x'y + xB
2. DB = x'A + xB
3. z = A
(i) Draw the logic diagram of the circuit
(ii) Tabulate the state table.
Ans. D FF output follows the inputs. So the inputs of A will be next state of A
Link : https://youtu.be/bg65gCzDNhA?si=MrnFNqxRn8itMwtp
20. Convert T flip-flop to D flip flop.
21. Explain the working principles of a Master Slave J - K flip flop
22. Design a Mod-4 synchronous up counter.
23. Compare the performance of synchronous & asynchronous counter
24. Realize a 3 bit ring counter and explain its operation with a proper timing diagram.
25. Shown here is a simple two-bit binary counter circuit:

The Q output of the first flip-flop constitutes the least significant bit (LSB), while the second flip-flop’s Q
output constitutes the most significant bit (MSB). Based on a timing diagram analysis of this circuit,
determine whether it counts in an up sequence (00, 01, 10, 11) or a down sequence (00, 11, 10, 01). Then,
determine what would have to be altered to make it count in the other direction.

26. Design an asynchronous counter that goes through the states 2-3-4-2

You might also like