2024-07-03 04:07:26
The Synopsys LPDDR4 multiPHY is Synopsys’ second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) and system-in-package applications requiring high-performance LPDDR4, LPDDR3, DDR4, DDR3, and/or DDR3L SDRAM interfaces operating at up to 4,267 Mbps. The Synopsys LPDDR4X multiPHY supports LPDDR4X, LPDDR4, and DDR4 SDRAM interfaces operating at up to 4,267 Mbps. With multiple interfaces, these PHYs can, for example, be used in a mobile application such as a smartphone that requires high-performance LPDDR4 mobile SDRAM support and also used in a larger form factor budget tablet application requiring DDR4 SDRAMs.
Optimized for high performance, low latency, low area, low power, and ease of integration, the LPDDR4 multiPHY is provided as hardened IP components including a 4 slice Address/Command macrocell, an 8-bit data macrocell that includes DM/DBI and data strobes, and a macrocell that includes the PLL used by the PHY. The macrocells include fully integrated I/Os and are easily assembled into a variety of configurations from a single 16-bit LPDDR4 PHY to a 72-bit DDR4 PHY. An RTL-based PHY utility block (PUB) with firmware-based training capabilities supports the GDSII-based PHY.
The LPDDR4X multiPHY is a similar PHY to the LPDDR4 multiPHY that has been optimized for interfacing to lower power LPDDR4X SDRAMs that use a 0.6V nominal interface. The LPDDR4X multiPHY includes enhanced IOs that also use a 0.6V supply when interfacing to LPDDR4X SDRAMs resulting in lower PHY power consumption. The LPDDR4X multiPHY supports LPDDR4X, LPDDR4 and DDR4 SDRAMs up to 4,267 Mbps.
Synopsys DDR Complete Solution Datasheet
Synopsys Enhanced Universal DDR Memory and Protocol Controller IP Datasheet
Synopsys LPDDR4 multiPHY IP Datasheet
Highlights
Features
Products
Downloads and Documentation
- Supports JEDEC standard LPDDR4X, LPDDR4, LPDDR3, DDR4, DDR3, and DDR3L (1.35V DDR3) SDRAMs
- Support for data rates up to 4,267 Mbps (process dependent)
- Designed for rapid integration with Synopsys Enhanced Universal DDR Memory/Protocol Controllers (uMCTL2/uPCTL2) for a complete DDR interface solution
- PHY independent, firmware-based training using an embedded calibration processor
- Optional dual channel architecture for LPDDR3/4/4X modes facilitates two independent channels in less area versus two independent PHYs
- LPDDR4 multiPHY:
- Compatible with JEDEC standard LPDDR4 SDRAMs up to 4,267 Mbps
- Maximum data rate is process technology dependent
- Compatible with JEDEC standard DDR4 SDRAMs up to 3,200 Mbps
- Compatible with JEDEC standard LPDDR3, DDR3 or DDR3L SDRAMs up to 2,133 Mbps
- LPDDR4X multiPHY:
- Compatible with JEDEC standard LPDDR4 or LPDDR4X SDRAMs up to 4,267 Mbps
- DFI 4.0 Version 2 compliant interface to the memory controller
- 1:1, 1:2, and 1:4 clock modes supported
- Optional dual channel DFI for independent 2-channel memories (e.g., LPDDR3/4)
- Flexible channel architecture
- Support for two independent LPDDR4/4X 16-bit channels via one 32-bit PHYs for reduced area and power
- Support for one DDR4/3 interface
- Support for 8-bit, 16-bit, 32-bit and 64-bit wide SDRAMs
- 8-bit and 16-bit DDR3 (LPDDR4 multiPHY only) and DDR4 supported
- 16-bit per channel LPDDR4/4X supported
- 16-bit and 32-bit per channel LPDDR3 supported (LPDDR4 multiPHY only)
- Flexible configuration options:
- LPDDR4/LPDDR4X/LPDDR3: Up to 2 DQ loads, 8 CA loads, and 4 CS loads
- DDR4/DDR3: Up to 4 DQ loads and 4 ranks of CA loading
- Shared AC mode that permits one address and command channel to be time division multiplexed between two independent data channels
- PHY independent, firmware-based training using an embedded calibration processor
- Utilizes specialized hardware acceleration engines
- Automatic periodic retraining through the DFI interface
- Supports:
- Command Bus Training (VREFCA)
- (LPDDR3, LPDDR4) Command Bus eye training relative to CK
- Write Leveling to compensate for CK-DQS timing skew
- Write Training: DQS to DQ
- Data bus VREFDQ training
- Read training:
- DQ bit deskew training
- DQS to DQ eye centering training using DRAM array
- IO calibration and ODT calibration
Description: |
LPDDR4 multiPHY V2 - GF 22FDX |
Name: |
dwc_lpddr4_multiphy_v2_gf22fdx18 |
Version: |
1.20a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2022.01) ( PDF | HTML )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY Databook for GF22FDSOI (PHY Version: 1.20a) ( PDF | HTML )
Synopsys PHY IP LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.45a_d1) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY Release Notes (PHY Version: 1.20a) ( TEXT )
|
Download: |
dwc_lpddr4_multiphy_v2_gf22fdsoi18 |
Product Code: |
D781-0 |
Description: |
LPDDR4 multiPHY V2 - GF 22FDX18 for Automotive, ASIL B Random, AEC-Q100 Grade 1 |
Name: |
dwc_ap1_lpddr4_multiphy_v2_gf22fdx18 |
Version: |
1.00a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: 2019.11) ( PDF )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2019.11) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2019.11) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2019.11) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY Databook for Automotive Grade 1(AP1) GF22FDX18 (PHY Version: 1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.41b) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY Release Notes for Automotive Grade 1(AP1) GF22FDX18(PHY Version: 1.00a) ( TEXT )
|
Download: |
dwc_ap1_lpddr4_mphy_v2_gf22fdx18 |
Product Code: |
E376-0 |
Description: |
LPDDR4 multiPHY V2 - Intel 16 |
Name: |
dwc_lpddr4_multiphy_v2_in16 |
Version: |
1.00a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Subscribe for Notifications |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2020.06) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2020.06_sp1) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Address Mapping Application Note (Version: 1.00a) ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2020.06) ( PDF )
Designware Cores DDRn PHY ATE FirmWare Application Note (FW Version: A-2020.06_sp1) ( PDF | HTML )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for INTEL 16 (PHY Version: 1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.44a) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes for INTEL 16 (PHY Version 1.00a) ( TEXT )
|
Download: |
dwc_lpddr4_multiphy_v2_in16 |
Product Code: |
H180-0 |
Description: |
LPDDR4 multiPHY V2 - SS 10LPP |
Name: |
dwc_lpddr4_multiphy_v2_ss10lpp |
Version: |
1.10a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A.2017.09) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2017.09) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Firmware ATE Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for SAMS10LPP18 (PHY Version 1.10a) ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 Utility Block Databook (PUB Version: 2.20a) ( PDF )
Datasheets Synopsys DDR Complete Solution Datasheet ( PDF )
Synopsys Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF )
Synopsys LPDDR4 multiPHY IP Datasheet ( PDF )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes for SAMS10LPP18 (PHY Version 1.10a) ( TEXT )
|
Download: |
LPDDR4-m-PHY-V2_SS_10LPP |
Product Code: |
C402-0 |
Description: |
LPDDR4 multiPHY V2 - SS 11LPP |
Name: |
dwc_lpddr4_multiphy_v2_ss11lpp |
Version: |
1.10a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2018.10) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2017.09) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2018.10) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2018.10) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for SAMS11LPP18 (PHY Version 1.10a) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.41a) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes for SAMS11LPP18 (PHY Version 1.10a) ( TEXT )
|
Download: |
LPDDR4-m-PHY-V2_SS_11LPP |
Product Code: |
D842-0 |
Description: |
LPDDR4 multiPHY V2 - SS 14LPP |
Name: |
dwc_lpddr4_multiphy_v2_ss14lpp |
Version: |
2.10a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2020.06) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2020.06) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version 1.80a) ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2020.06) ( PDF )
Designware Cores DDRn PHY ATE FirmWare Application Note (FW Version: A-2020.06) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for SAMS14LPP18 (PHY Version: 2.10a) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.44a) ( PDF | HTML )
Datasheets Synopsys DDR Complete Solution Datasheet ( PDF )
Synopsys Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF )
Synopsys LPDDR4 multiPHY IP Datasheet ( PDF )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes (PHY Version: 2.10a) ( TEXT )
|
Download: |
dwc_lpddr4_multiphy_v2_sams14lpp18 |
Product Code: |
C400-0 |
Description: |
LPDDR4 multiPHY V2 - SS 8LPP |
Name: |
dwc_lpddr4_multiphy_v2_ss8lpp |
Version: |
1.10a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2019.04) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2019.04) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2019.04) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for SAMS8LPP18 (PHY Version: 1.10a) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.42a) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes for SAMS8LPP18 (PHY Version: 1.10a) ( TEXT )
|
Download: |
LPDDR4-m-PHY-V2_SS_8LPP |
Product Code: |
D844-0 |
Description: |
LPDDR4 multiPHY V2 - TSMC 22ULP |
Name: |
dwc_lpddr4_multiphy_v2_tsmc22ulp18 |
Version: |
1.50a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2022.01) D1 ( PDF | HTML )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for TSMC22ULP18 (PHY Version: 1.50a) ( PDF | HTML )
Synopsys PHY IP LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.45a_d1) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes (PHY Version: 1.50a) ( TEXT )
|
Download: |
dwc_lpddr4_multiphy_v2_tsmc22ulp18 |
Product Code: |
E001-0 |
Description: |
LPDDR4 multiPHY V2 - TSMC12FFC18 |
Name: |
dwc_lpddr4_multiphy_v2_tsmc12ffc18 |
Version: |
2.70a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Subscribe for Notifications |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2020.06-SP1) ( PDF )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2020.06-SP1) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2020.06-SP1) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2020.06) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for TSMC12FFC18 (PHY Version: 2.70a) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.44a) ( PDF | HTML )
Datasheets Synopsys DDR Complete Solution Datasheet ( PDF )
Synopsys Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF )
Synopsys LPDDR4 multiPHY IP Datasheet ( PDF )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
|
Download: |
dwc_lpddr4_multiphy_v2_tsmc12ffc18 |
Product Code: |
C631-0 |
Description: |
LPDDR4 multiPHY V2 - TSMC16FFC18 |
Name: |
dwc_lpddr4_multiphy_v2_tsmc16ffc18 |
Version: |
3.00a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: 2019.04) ( PDF )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2019.04) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2019.04) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2019.04) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for TSMC16FFC18 (PHY Version:3.00a February 2021) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.42a) ( PDF | HTML )
Datasheets Synopsys DDR Complete Solution Datasheet ( PDF )
Synopsys Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF )
Synopsys LPDDR4 multiPHY IP Datasheet ( PDF )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes (PHY Version 3.00a) ( TEXT )
|
Download: |
LPDDR4-m-PHY-V2_TSMC_16FFC |
Product Code: |
B755-0 |
Description: |
LPDDR4 multiPHY V2 - TSMC28HPC+18 |
Name: |
dwc_lpddr4_multiphy_v2_tsmc28hpcp18 |
Version: |
3.00a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Subscribe for Notifications |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2022.01) D1 ( PDF | HTML )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for TSMC28HPCP18 (PHY Version: 3.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.45a_d1) ( PDF | HTML )
Datasheets Synopsys DDR Complete Solution Datasheet ( PDF )
Synopsys Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF )
Synopsys LPDDR4 multiPHY IP Datasheet ( PDF )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY V2 for TSMC28HPCP18 Release Notes (PHY Version 3.00a) ( TEXT )
|
Download: |
dwc_lpddr4_multiphy_v2_tsmc28hpcp18 |
Product Code: |
B888-0 |
Description: |
LPDDR4 multiPHY V2 - UMC 28HPC+18 |
Name: |
dwc_lpddr4_multiphy_v2_umc28hpcp18 |
Version: |
1.40a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines (Version: 5.30a) Application Note ( PDF | HTML )
DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide (coreKit Version: A-2022.01) D1 ( PDF | HTML )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook for UMC28HPCP18 (PHY Version 1.40a) ( PDF | HTML )
Synopsys PHY IP LPDDR4 multiPHY V2 PUB Databook (PUB Version: 2.45a_d1) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide (IG Version:4.10a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes (PHY Version 1.40a) ( TEXT )
|
Download: |
dwc_lpddr4_multiphy_v2_umc28hpcp18 |
Product Code: |
C403-0 |
Description: |
LPDDR4X multiPHY - GF 14LPP18 |
Name: |
dwc_lpddr4x_multiphy_gf14lpp18 |
Version: |
1.20a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2018.10) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2018.10) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY APB Register Map Compression Application Note (Version:1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY DDR4 and LPDDR4 Configuration Application Note (Version 1.10a) ( PDF )
DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY coreKit User Guide (coreKit Version: A-2018.10) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4X multiPHY Databook for GF14LPP18 (PHY Version: 1.20a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY PUB Databook (PUB Version: 2.40a) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4X multiPHY Release Notes for GF14LPP18 (PHY Version: 1.20a) ( TEXT )
|
Download: |
LPDDR4X-m-PHY_GF_14LPP |
Description: |
LPDDR4X multiPHY - SS 11LPP |
Name: |
dwc_lpddr4x_multiphy_ss11lpp |
Version: |
1.00a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: 2019.04) ( PDF )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2019.04) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2019.04) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY APB Register Map Compression Application Note (Version:1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY coreKit User Guide (coreKit Version A-2019.04) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4X multiPHY Databook for SS11LPP (PHY Version: 1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY PUB Databook (PUB Version: 2.42a) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4X multiPHY Release Notes for SS11LPP (PHY Version: 1.00a) ( TEXT )
|
Download: |
LPDDR4X-m-PHY_SS_11LPP |
Product Code: |
E374-0 |
Description: |
LPDDR4X multiPHY - SS 14LPP18 |
Name: |
dwc_lpddr4x_multiphy_ss14lpp18 |
Version: |
1.00a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: 2019.11) ( PDF )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2019.11) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2019.11) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY APB Register Map Compression Application Note (Version:1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY coreKit User Guide (coreKit Version A-2019.11) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4X multiPHY Databook for SS14LPP (PHY Version: 1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY PUB Databook (PUB Version: 2.43a) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4X multiPHY Release Notes for SS14LPP18 (PHY Version: 1.00a) ( TEXT )
|
Download: |
dwc_lpddr4x_multiphy_ss14lpp18 |
Product Code: |
E373-0 |
Description: |
LPDDR4X multiPHY - TSMC 16FFC18 for Automotive, ASIL B Random, AEC-Q100 Grade 2 |
Name: |
dwc_ap_lpddr4x_multiphy_tsmc16ffc18 |
Version: |
2.10a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2022.01) ( PDF | HTML )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY coreKit User Guide (Version: 1.40a) ( PDF | HTML )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks DesignWare Cores AP LPDDR4X multiPHY Databook for TSMC16FFC18 (PHY Version: 2.10a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY PUB Databook (PUB Version: 2.45a_d1) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes DesignWare Cores AP LPDDR4X multiPHY Release Notes for TSMC16FFC18 (PHY Version: 2.10a) ( TEXT )
|
Download: |
dwc_ap_lpddr4x_multiphy_tsmc16ffc18 |
Product Code: |
D840-0 |
Description: |
LPDDR4X multiPHY - TSMC N6 |
Name: |
dwc_lpddr4x_multiphy_tsmc6ff18 |
Version: |
1.10a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Subscribe for Notifications |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDR4/3 PHY CTB and Verification (CTB Version: A-2023.09) ( PDF | HTML )
DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2023.09) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2023.09) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2023.09) ( PDF | HTML )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY coreKit User Guide (Version: 1.40a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4x multiPHY Databook for TSMC6FF18 (PHY Version: 1.10a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY PUB Databook (PUB Version: 2.45a_d1) ( PDF )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4x multiPHY Release Notes for TSMC6FF18 (PHY Version: 1.10a) ( TEXT )
|
Download: |
dwc_lpddr4x_multiphy_tsmc6ff18 |
Product Code: |
I072-0 |
Description: |
LPDDR4X multiPHY - TSMC N7 |
Name: |
dwc_lpddr4x_multiphy_tsmc7ff18 |
Version: |
3.00a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2020.06) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2020.06) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY APB Register Map Compression Application Note (Version:1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY DDR4 and LPDDR4 Configuration Application Note (Version 1.10a) ( PDF )
DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY coreKit User Guide (coreKit Version A-2020.04) ( PDF )
Designware Cores DDRn PHY ATE FirmWare Application Note (FW Version: A-2020.06) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4X multiPHY Databook for TSMC7FF18 (PHY Version: 3.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY PUB Databook (PUB Version: 2.44a) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4X multiPHY Release Notes for TSMC7FF18 (PHY Version: 3.00a) ( TEXT )
|
Download: |
dwc_lpddr4x_multiphy_tsmc7ff18 |
Product Code: |
C406-0 |
Description: |
LPDDR4X multiPHY - TSMC12FFC18 |
Name: |
dwc_lpddr4x_multiphy_tsmc12ffc18 |
Version: |
3.40a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Subscribe for Notifications |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2020.06) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2020.06) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4/4X multiPHY coreKit User Guide (coreKit Version: A-2020.06) ( PDF )
DesignWare Cores LPDDR4x multiPHY APB Register Map Compression Application Note (Version:1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY DDR4 and LPDDR4 Configuration Application Note (Version 1.10a) ( PDF )
DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping Application Note ( PDF )
Designware Cores DDRn PHY ATE FirmWare Application Note (FW Version: A-2020.06) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4x multiPHY Databook for TSMC12FFC18 (PHY Version: 3.40a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY PUB Databook (PUB Version: 2.44a) ( PDF | HTML )
Datasheets Synopsys DDR Complete Solution Datasheet ( PDF )
Synopsys Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF )
Synopsys LPDDR4 multiPHY IP Datasheet ( PDF )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4X multiPHY Release Notes for TSMC12FFC18 (PHY Version: 3.40a) ( TEXT )
|
Download: |
dwc_lpddr4x_multiphy_tsmc12ffc18 |
Product Code: |
C409-0 |
Description: |
LPDDR4X multiPHY - TSMC16FFC18 |
Name: |
dwc_lpddr4x_multiphy_tsmc16ffc18 |
Version: |
3.10a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2023.09) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2023.09) ( PDF | HTML )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2023.09) ( PDF | HTML )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY APB Register Map Compression Application Note (Version:1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY CTB and Verification (CTB Version: A-2023.09) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY DDR4 and LPDDR4 Configuration Application Note (Version 1.10a) ( PDF )
DesignWare Cores LPDDR4x multiPHY coreKit User Guide (Version: 1.40a) ( PDF | HTML )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks Synopsys PHY IP LPDDR4X multiPHY Databook for TSMC16FFC18 (PHY Version: 3.10a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY PUB Databook (PUB Version: 2.45a_d1) ( PDF | HTML )
Datasheets Synopsys DDR Complete Solution Datasheet ( PDF )
Synopsys Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF )
Synopsys LPDDR4 multiPHY IP Datasheet ( PDF )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes Synopsys PHY IP LPDDR4X multiPHY Release Notes for TSMC16FFC18 (PHY Version: 3.10a) ( TEXT )
|
Download: |
dwc_lpddr4x_multiphy_tsmc16ffc18 |
Product Code: |
C291-0 |
Description: |
LPDDR4X multiPHY Plus - GF 12LP+18 |
Name: |
dwc_lpddr4xp_multiphy_gf12lpp18 |
Version: |
2.20a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2020.06) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2020.06) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4/4X multiPHY coreKit User Guide (coreKit Version: A-2020.06) ( PDF )
DesignWare Cores LPDDR4x multiPHY APB Register Map Compression Application Note (Version:1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping Application Note ( PDF )
Designware Cores DDRn PHY ATE FirmWare Application Note (FW Version: A-2020.06) ( PDF )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4X multiPHY Utility Block (PUB) Addendum DDR3 Support (Version 1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4XP multiPHY Databook for GF12LPP18 (PHY version: 2.20a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY PUB Databook (PUB Version: 2.44a) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4XP multiPHY Release Notes for GF12LPP18 (PHY Version: 2.20a) ( TEXT )
|
Download: |
dwc_lpddr4xp_multiphy_gf12lpp18 |
Product Code: |
F027-0 |
Description: |
LPDDR4X multiPHY Plus - GF 12LP18 |
Name: |
dwc_lpddr4xp_multiphy_gf12lp18 |
Version: |
2.30a |
ECCN: |
3E991/NLR |
STARs: |
Open and/or Closed STARs |
myDesignWare: |
Unsubscribe |
Product Type: |
DesignWare Cores |
Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: A-2020.06-SP1) ( PDF )
DesignWare Cores DDRn PHY Firmware ATE Application Note (FW Version: A-2020.06-SP1) ( PDF )
DesignWare Cores DDRn PHY Firmware Training Application Note (FW Version: A-2020.06-SP1) ( PDF )
DesignWare Cores DDRn PHY IBIS Model Application Note (Version: 1.20a) ( PDF | HTML )
DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF | HTML )
DesignWare Cores DDRn Power Integrity and Supply Impedance Determination for DDR Interfaces Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY APB Register Map Compression Application Note (Version:1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY CTB and Verification (CTB Version: A-2022.11) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping Application Note ( PDF )
DesignWare Cores LPDDR4x multiPHY coreKit User Guide (Version:1.30a) ( PDF | HTML )
Designware Cores DDRn PHY Boundary Scan Implementation Application Note (Version: 1.00a) ( PDF | HTML )
Synopsys PHY IP LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines (Version 5.50a) ( PDF | HTML )
Databooks DesignWare Cores LPDDR4X multiPHY Utility Block (PUB) Addendum DDR3 Support (Version 1.00a) ( PDF | HTML )
DesignWare Cores LPDDR4XP multiPHY Databook for GF12LP18 (PHY Version: 2.30a) ( PDF | HTML )
DesignWare Cores LPDDR4x multiPHY PUB Databook (PUB Version: 2.44a) ( PDF | HTML )
Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide (IG Version: 2.00a) ( PDF | HTML )
Release Notes DesignWare Cores LPDDR4XP multiPHY Release Notes for GF12LP18 (PHY Version: 2.30a) ( TEXT )
|
Download: |
dwc_lpddr4xp_multiphy_gf12lp18 |