"Accurate prediction of the impact of on-chip inductance on interconnect ..."

Takashi Sato et al. (2003)

> Home

Details and statistics

DOI: 10.1145/1119772.1119802

access: closed

type: Conference or Workshop Paper

metadata version: 2024-06-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/SatoKKKOKKH03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/SatoKKKOKKH03
Takashi Sato, Toshiki Kanamoto, Atsushi Kurokawa, Yoshiyuki Kawakami, Hiroki Oka, Tomoyasu Kitaura, Hiroyuki Kobayashi, Masanori Hashimoto:
Accurate prediction of the impact of on-chip inductance on interconnect delay using electrical and physical parameter-based RSF. ASP-DAC 2003: 149-155

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.