default search action

combined dblp search
author search
venue search
publication search

ask others

Dheeraj Kumar Sinha

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2017
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/mr/SinhaC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mr/SinhaC17
Dheeraj Kumar Sinha, Amitabh Chatterjee:
SPICE level implementation of physics of filamentation in ESD protection devices. Microelectron. Reliab. 79: 239-247 (2017)
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/RayKBSAT17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/RayKBSAT17
Ashok Ray, Gaurav Kumar, Sushanta Bordoloi, Dheeraj Kumar Sinha, Pratima Agarwal, Gaurav Trivedi:
FEM Based Device Simulator for High Voltage Devices. VDAT 2017: 127-135
2016
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/AbhinavSCB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/AbhinavSCB16
Vishnuram Abhinav, Dheeraj Kumar Sinha, Amitabh Chatterjee, Forrest Brewer:
A Novel Co-design Methodology for Optimizing ESD Protection Device Using Layout Level Approach. VLSID 2016: 282-287
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SinhaCATK16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SinhaCATK16
Dheeraj Kumar Sinha, Amitabh Chatterjee, Vishnuram Abhinav, Gaurav Trivedi, Victor Koldyaev:
A Novel Capacitorless DRAM Cell Design Using Band-Gap Engineered Junctionless Double-Gate FET. VLSID 2016: 312-317
2015
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vdat/AbhinavCSS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/AbhinavCSS15
Vishnuram Abhinav, Amitabh Chatterjee, Dheeraj Kumar Sinha, Rajan Singh:
Methodology for optimizing ESD protection for high speed LVDS based I/Os. VDAT 2015: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.