default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAdam Neale
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2021
[j4]Dhruv Patel
, Adam Neale, Derek Wright, Manoj Sachdev:
Body Biased Sense Amplifier With Auto-Offset Mitigation for Low-Voltage SRAMs. IEEE Trans. Circuits Syst. I Regul. Pap. 68(8): 3265-3278 (2021)- 2020
- [c6]Bahar Ajdari, Samwel Sekwao, Ricardo Ascázubi, Adam Neale, Norbert Seifert:
On the Correlation of Laser-induced and High-Energy Proton Beam-induced Single Event Latchup. IRPS 2020: 1-5 - [c5]Rohit Grover, Tony Acosta, C. AnDyke, Emre Armagan, C. Auth, Sunny Chugh, K. Downes, M. Hattendorf, N. Jack, S. Joshi, R. Kasim, Gerald S. Leatherman, S.-H. Lee, C.-Y. Lin, A. Madhavan, H. Mao, A. Lowrie, G. Martin, G. McPherson, Pinakpani Nayak, Adam Neale, D. Nminibapiel, Benjamin Orr, James Palmer, C. M. Pelto, S. S. Poon, I. Post, Tanmoy Pramanik, Anisur Rahman, Stephen Ramey, Norbert Seifert, K. Sethi, Anthony Schmitz, H. Wu, A. Yeoh:
A Reliability Overview of Intel's 10+ Logic Technology. IRPS 2020: 1-6
2010 – 2019
- 2019
- [j3]Dhruv Patel, Adam Neale, Derek Wright, Manoj Sachdev:
Hybrid Latch-Type Offset Tolerant Sense Amplifier for Low-Voltage SRAMs. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(7): 2519-2532 (2019) - 2016
- [c4]Amr M. S. Tosson Abdelwahed, Adam Neale, Mohab H. Anis, Lan Wei:
8T1R: A Novel Low-power High-speed RRAM-based Non-volatile SRAM Design. ACM Great Lakes Symposium on VLSI 2016: 239-244 - 2015
- [j2]Adam Neale, Maarten Jonkman, Manoj Sachdev:
Adjacent-MBU-Tolerant SEC-DED-TAEC-yAED Codes for Embedded SRAMs. IEEE Trans. Circuits Syst. II Express Briefs 62-II(4): 387-391 (2015) - [c3]Adam Neale, Manoj Sachdev:
A low energy SRAM-based physically unclonable function primitive in 28 nm CMOS. CICC 2015: 1-4 - 2014
- [b1]Adam Neale:
Design and Analysis of an Adjacent Multi-bit Error Correcting Code for Nanoscale SRAMs. University of Waterloo, Ontario, Canada, 2014 - [c2]Adam Neale, Manoj Sachdev:
A 0.4 V 75 kbit SRAM macro in 28 nm CMOS featuring a 3-adjacent MBU correcting ECC. CICC 2014: 1-4 - 2011
- [c1]Adam Neale, Manoj Sachdev:
Digitally programmable SRAM timing for nano-scale technologies. ISQED 2011: 518-524
2000 – 2009
- 2005
- [j1]Carol Hulls, Adam Neale, Ben Komalo, Val Petrov, David J. Brush:
Interactive online tutorial assistance for a first programming course. IEEE Trans. Educ. 48(4): 719-728 (2005)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-07-09 21:15 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
