"Efficient Multitasking on FPGA Using HDL-Based Checkpointing."

Hoang Gia Vu, Takashi Nakada, Yasuhiko Nakashima (2018)

> Home

Details and statistics

DOI: 10.1007/978-3-319-78890-6_47

access: closed

type: Conference or Workshop Paper

metadata version: 2018-05-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/arc/VuNN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arc/VuNN18
Hoang Gia Vu, Takashi Nakada, Yasuhiko Nakashima:
Efficient Multitasking on FPGA Using HDL-Based Checkpointing. ARC 2018: 590-602

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.