"A fractional delay-locked loop for on chip clock generation applications."

Pooya Torkzadeh, Armin Tajalli, Seyed Mojtaba Atarodi (2005)

> Home

Details and statistics

DOI: 10.1145/1120725.1121048

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/TorkzadehTA05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/TorkzadehTA05
Pooya Torkzadeh, Armin Tajalli, Seyed Mojtaba Atarodi:
A fractional delay-locked loop for on chip clock generation applications. ASP-DAC 2005: 1300-1309

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.