default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDPooya Torkzadeh
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2025
[j16]Seyed Arman Sabaghpour, Behzad Ebrahimi
, Pooya Torkzadeh:
Novel hybrid TFET-FinFET 12T SRAM cells with enhanced write margin and read performance. Integr. 100: 102294 (2025)- 2024
- [j15]Abolfazl Roshanpanah, Pooya Torkzadeh, Khosrow Hajsadeghi, Massoud Dousti:
A Novel Design of 16-bit Multi-Mode 4-Channel Time-Interleaved Delta-Sigma Digital-to-Analog Converter. J. Circuits Syst. Comput. 33(14): 2450248:1-2450248:27 (2024) - 2023
- [j14]Khadijeh Karamzadeh, Masood Teymouri, Massoud Dousti, Pooya Torkzadeh:
A 256 × 256 CMOS image sensor with differential readout and data converter circuits. Int. J. Circuit Theory Appl. 51(7): 3066-3077 (2023) - 2022
- [j13]Farshad Aghasharif, Mohammadreza Malekpour, Reza Bigdeli, Pooya Torkzadeh:
An 8 bits, RF UHF-Band DAC based on interleaved bandpass delta sigma modulator assisted by background digital calibration. Integr. 84: 102-110 (2022) - [j12]Hamideh Khajehnasir-Jahromi, Pooya Torkzadeh, Massoud Dousti:
Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits. Frontiers Inf. Technol. Electron. Eng. 23(8): 1264-1276 (2022) - 2021
- [j11]Marzieh Moradi, Massoud Dousti, Pooya Torkzadeh:
Designing a Low-Power LNA and Filter for Portable EEG Acquisition Applications. IEEE Access 9: 71968-71978 (2021) - [j10]Azad Mahmoudi, Pooya Torkzadeh, Massoud Dousti:
A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications. IEEE Trans. Very Large Scale Integr. Syst. 29(5): 871-882 (2021) - 2020
- [j9]Alireza Mohammadi Anbaran, Pooya Torkzadeh, Reza Ebrahimpour, Nasour Bagheri:
Modification and hardware implementation of cortex-like object recognition model. IET Image Process. 14(14): 3490-3498 (2020) - [j8]Najmeh Cheraghi Shirazi, Abumoslem Jannesari, Pooya Torkzadeh:
Fast-Transient-Response Low-Voltage Integrated, Interleaved DC-DC Converter for Implantable Devices. J. Circuits Syst. Comput. 29(1): 2050013:1-2050013:30 (2020) - [j7]Sahel Javahernia, Esmaeil Najafi Aghdam, Pooya Torkzadeh:
An Ultra-Low-Power, 16 Bits CT Delta-Sigma Modulator Using 4-Bit Asynchronous SAR Quantizer for Medical Applications. J. Circuits Syst. Comput. 29(4): 2050056:1-2050056:17 (2020)
2010 – 2019
- 2019
- [j6]Arash Ahmadpour Bijargah, Ali Heidary, Pooya Torkzadeh, Stoyan N. Nihtianov:
An accurate and power-efficient period-modulator-based interface for grounded capacitive sensors. Int. J. Circuit Theory Appl. 47(8): 1211-1224 (2019) - [j5]Azad Mahmoudi, Pooya Torkzadeh, Massoud Dousti:
A study of analog decision feedback equalization for ADC-Based serial link receivers. Integr. 64: 114-126 (2019) - [j4]Hossein Sariri, Pooya Torkzadeh, Sirus Sadughi:
A novel design of hybrid-time-interleaved current steering digital to analog converter and its behavioral simulation considering non-ideal effects. Integr. 69: 321-334 (2019) - [j3]Siavash Heydarzadeh, Pooya Torkzadeh, Sirus Sadughi:
A fully linear 5.2 GHz - 5.8 GHz digitally controlled oscillator in 65-nm CMOS technology. Microelectron. J. 90: 48-57 (2019) - 2018
- [j2]Arash Ahmadpour Bijargah, Ali Heidary, Pooya Torkzadeh, Stoyan N. Nihtianov:
Design trade-offs of a capacitance-to-voltage converter with a zoom-in technique for grounded capacitive sensors. Int. J. Circuit Theory Appl. 46(12): 2231-2247 (2018) - 2010
- [j1]Pooya Torkzadeh, Seyed Mojtaba Atarodi:
Behavioral modeling of clock feed-through and channel charge injection non-ideal effects in SIMULINK for switched-capacitor integrator. Simul. Model. Pract. Theory 18(5): 483-499 (2010)
2000 – 2009
- 2005
- [c3]Pooya Torkzadeh, Armin Tajalli, Seyed Mojtaba Atarodi:
A fractional delay-locked loop for on chip clock generation applications. ASP-DAC 2005: 1300-1309 - [c2]Pooya Torkzadeh, Armin Tajalli, Seyed Mojtaba Atarodi:
Analysis of jitter peaking and jitter accumulation in re-circulating delay-locked loops. ISCAS (3) 2005: 2255-2258 - [c1]Pooya Torkzadeh, Armin Tajalli, Seyed Mojtaba Atarodi:
A wide tuning range, 1 GHz-2.5 GHz DLL-based fractional frequency synthesizer. ISCAS (5) 2005: 5031-5034
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-01-20 23:03 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
