"Logic Process Compatible 40nm 256K×144 Embedded RRAM with Low ..."

Chien-An Lai et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2018.8579345

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/LaiCWLTWWSCLOCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/LaiCWLTWWSCLOCC18
Chien-An Lai, Chung-Cheng Chou, Chi-Hsiang Weng, Zheng-Jun Lin, Pei-Ling Tseng, Chien-Fan Wang, Chih-Chen Wang, Chin-I Su, Wei-Chi Chen, Yu-Cheng Lin, Tong-Chern Ong, Chi Chang, Yu-Der Chih, Tsung-Yung Jonathan Chang:
Logic Process Compatible 40nm 256K×144 Embedded RRAM with Low Voltage Current Limiter and Ambient Compensation Scheme to Improve the Read Window. A-SSCC 2018: 13-16

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.