"FPGA-Based Emulation for Accelerating Transient Fault Reduction Analysis."

Zih-Ming Huang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ATS56056.2022.00037

access: closed

type: Conference or Workshop Paper

metadata version: 2023-01-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ats/HuangYLC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/HuangYLC22
Zih-Ming Huang, Dun-An Yang, Jing-Jia Liou, Harry H. Chen:
FPGA-Based Emulation for Accelerating Transient Fault Reduction Analysis. ATS 2022: 144-149

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.