"Hardware implementation of communication protocols modeled by concurrent ..."

Hisaaki Katagiri et al. (2000)

> Home

Details and statistics

DOI: 10.1145/337292.337771

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/KatagiriYKHT00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/KatagiriYKHT00
Hisaaki Katagiri, Keiichi Yasumoto, Akira Kitajima, Teruo Higashino, Kenichi Taniguchi:
Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization. DAC 2000: 762-767

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.