"Cross-layer optimized placement and routing for FPGA soft error mitigation."

Keheng Huang, Yu Hu, Xiaowei Li (2011)

> Home

Details and statistics

DOI: 10.1109/DATE.2011.5763018

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/HuangHL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/HuangHL11
Keheng Huang, Yu Hu, Xiaowei Li:
Cross-layer optimized placement and routing for FPGA soft error mitigation. DATE 2011: 58-63

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.