"Defect-Tolerant Gate Macro Mapping & Placement in Clock-Free Nanowire ..."

Ravi Bonam, Yong-Bin Kim, Minsu Choi (2007)

> Home

Details and statistics

DOI: 10.1109/DFT.2007.62

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/dft/BonamKC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/BonamKC07
Ravi Bonam, Yong-Bin Kim, Minsu Choi:
Defect-Tolerant Gate Macro Mapping & Placement in Clock-Free Nanowire Crossbar Architecture. DFT 2007: 161-169

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.