"A 5.5GS/s 28mW 5-bit flash ADC with resonant clock distribution."

Wei-Hsiang Ma, Jerry C. Kao, Marios C. Papaefthymiou (2011)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2011.6044888

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/MaKP11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/MaKP11
Wei-Hsiang Ma, Jerry C. Kao, Marios C. Papaefthymiou:
A 5.5GS/s 28mW 5-bit flash ADC with resonant clock distribution. ESSCIRC 2011: 155-158

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.