"A cell-activation-time controlled SRAM for low-voltage operation in DVFS ..."

Masanao Yamaoka, Kenichi Osada, Takayuki Kawahara (2008)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2008.4681848

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/YamaokaOK08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/YamaokaOK08
Masanao Yamaoka, Kenichi Osada, Takayuki Kawahara:
A cell-activation-time controlled SRAM for low-voltage operation in DVFS SoCs using dynamic stability analysis. ESSCIRC 2008: 286-289

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.