"FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract ..."

Donglai Dai et al. (2010)

> Home

Details and statistics

DOI: 10.1145/1723112.1723191

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/DaiVSPPTPMKA10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/DaiVSPPTPMKA10
Donglai Dai, Aniruddha S. Vaidya, Roy Saharoy, Seungjoon Park, Dongkook Park, Hariharan L. Thantry, Ralf Plate, Elmar Maas, Akhilesh Kumar, Mani Azimi:
FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only). FPGA 2010: 293

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.