"Design and failure analysis of logic-compatible multilevel gain-cell-based ..."

Pascal Andreas Meinerzhagen et al. (2011)

> Home

Details and statistics

DOI: 10.1145/1973009.1973078

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/MeinerzhagenATB11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/MeinerzhagenATB11
Pascal Andreas Meinerzhagen, Onur Andiç, Jürg Treichler, Andreas Peter Burg:
Design and failure analysis of logic-compatible multilevel gain-cell-based dram for fault-tolerant VLSI systems. ACM Great Lakes Symposium on VLSI 2011: 343-346

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.