"Design and evaluation of a hierarchical on-chip interconnect for ..."

Reetuparna Das et al. (2009)

> Home

Details and statistics

DOI: 10.1109/HPCA.2009.4798252

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpca/DasEMVD09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpca/DasEMVD09
Reetuparna Das, Soumya Eachempati, Asit K. Mishra, Narayanan Vijaykrishnan, Chita R. Das:
Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. HPCA 2009: 175-186

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.