"A novel sequential circuit optimization with clock gating logic."

Yu-Min Kuo, Shih-Hung Weng, Shih-Chieh Chang (2008)

> Home

Details and statistics

DOI: 10.1109/ICCAD.2008.4681579

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/KuoWC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/KuoWC08
Yu-Min Kuo, Shih-Hung Weng, Shih-Chieh Chang:
A novel sequential circuit optimization with clock gating logic. ICCAD 2008: 230-233

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.