"Implementation and Optimization of Throughput in High Speed Memory ..."

C. Sarojini, Jaisingh Thangaraj (2018)

> Home

Details and statistics

DOI: 10.1109/ICCCNT.2018.8494066

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icccnt/SarojiniT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icccnt/SarojiniT18
C. Sarojini, Jaisingh Thangaraj:
Implementation and Optimization of Throughput in High Speed Memory Interface Using AXI Protocol. ICCCNT 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.