"Full-Scale Hardware-in-the-Loop Real-Time Simulator for Cascaded H-Bridge ..."

Ye Zhang et al. (2023)

> Home

Details and statistics

DOI: 10.1109/IECON51785.2023.10312736

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iecon/ZhangLGZSL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iecon/ZhangLGZSL23
Ye Zhang, Zixin Li, Fanqiang Gao, Cong Zhao, Xiangzheng Sima, Yaohua Li:
Full-Scale Hardware-in-the-Loop Real-Time Simulator for Cascaded H-Bridge Inverter With Supercapacitor and DC-DC Stage. IECON 2023: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.