"Design methodology of multistage time-domain logic speculation circuits."

Yinan Sun et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2011.5937970

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/SunLWXY11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SunLWXY11
Yinan Sun, Yongpan Liu, Xiaohan Wang, Hongliang Xu, Huazhong Yang:
Design methodology of multistage time-domain logic speculation circuits. ISCAS 2011: 1944-1947

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.