"A 1.2V 6.4GHz 181ps 64-bit CD domino adder with DLL measurement technique."

Yu-Shun Wang et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2011.5937840

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/WangHLWLCC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WangHLWLCC11
Yu-Shun Wang, Min-Han Hsieh, Chia-Ming Liu, Yi-Chi Wu, Bing-Feng Lin, Hsien-Chen Chiu, Charlie Chung-Ping Chen:
A 1.2V 6.4GHz 181ps 64-bit CD domino adder with DLL measurement technique. ISCAS 2011: 1423-1426

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.