"Latency-Optimized Force-directed Process Mapping for MPSoC Architectures."

Timo Schönwald et al. (2012)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2019-03-29

- no documents available
- export record
  dblp key:
  - conf/mbmv/SchonwaldRBR12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mbmv/SchonwaldRBR12
Timo Schönwald, Benjamin Ranft, Oliver Bringmann, Wolfgang Rosenstiel:
Latency-Optimized Force-directed Process Mapping for MPSoC Architectures. MBMV 2012: 145-156

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.