"FPGA Investigation on Error-Floor Performance of a Concatenated Staircase ..."

Yi Cai et al. (2018)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-25

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/ofc/CaiWQXTYZLSYCLC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ofc/CaiWQXTYZLSYCLC18
Yi Cai, Weiming Wang, Weifeng Qian, Jia Xing, Kai Tao, Junjie Yin, Shihua Zhang, Ming Lei, Erkun Sun, Ke Yang, Hungchang Chien, Qun Liao, Huan Chen:
FPGA Investigation on Error-Floor Performance of a Concatenated Staircase and Hamming Code for 400G-ZR Forward Error Correction. OFC 2018: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.