"Techniques for Architecture Design for Binary Arithmetic Decoder Engines ..."

Dieison Antonello Deprá, Sergio Bampi (2009)

> Home

Details and statistics

DOI: 10.1007/978-3-642-23120-9_10

access: open

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/vlsi/DepraB09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/DepraB09
Dieison Antonello Deprá, Sergio Bampi:
Techniques for Architecture Design for Binary Arithmetic Decoder Engines Based on Bitstream Flow Analysis. VLSI-SoC 2009: 181-197

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.